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Abstract 
English Abstract 
Low-dimensional nanostructure materials such as carbon nanotubes (CNTs), metal-
oxide nanowires, graphene, and molybdenum disulfide (MoS2) have been intensively investi-
gated as a next electronic candidate to replace complementary metal-oxide-semiconductor 
(CMOS) devices owing to their high on and off current ratio, field-effect mobility, and electri-
cal conductivity. Two representative approaches have been used, namely, top-down and bottom-
up technologies. The former method has been generally used in a commercial company for sili-
con based mass production since it is extremely well controlled by costly lithography instru-
ments. While the latter one is cost-effective but much difficult to modulate their physi-
cal/chemical properties owing to their large sample-to-sample variations. Recently, a hybrid 
bottom-up/top-down technology with crossbar/CMOS structures for nano-scale memory and 
three-dimensional (3D) multifunctional nano-electronics were introduced as well, since it pro-
vides advantages of ultra high bit scale-density and array-based circuit level integration. To be 
realized aforementioned concepts for practical applications, a proper device characterization 
based on device physics should be required. In this dissertation, static and low-frequency noise 
characteristics of low-dimensional advanced field-effect transistors (FETs), which are inde-
pendently fabricated by top-down and bottom-up technology, are investigated in terms of dif-
ferent channel materials and device dimensions and structures. 
At the beginning of this thesis, the trend of recent CMOS technology to overcome the 
short channel effects (SCEs) is introduced in terms of strain silicon channel engineering, silicon 
on insulator (SOI) technique, multi-gate structure, high- and metal gate engineering, alterna-
tive channel materials and beyond CMOS approaches. 
In chapters 2 and 3, various electrical parameter extraction techniques for low-
dimensional FETs to evaluate device performances such as split capacitance-to-voltage (CV) 
technique, Y-function method (YFM), and Maserjian’s function including a numerical percola-
tion simulation are introduced. The core carrier transport mechanism that dominates operation 
here is the field-effect control of 1-dimensional (1D) silicon-channel/nanowire, 2D silicon-
channel/nanosheets, and quasi 2D randomly dispersed nanotubes. 
The low temperature characteristics of recently developed junctionless transistors 
(JLTs) will be presented as a possible promising device due to its figure of merits over im-
proved short-channel operation. Based on the principle of device operation of JLTs, two con-
duction regions can be defined with respect to silicon surface voltage, partially depleted region 
Abstract 
and surface accumulation region. But, as silicon channel width is shrunk until quasi-1D nan-
owire shape, the threshold voltage (Vth) and flat-band voltage (VFB) are merged together at 
room temperature. To properly evaluate electrical parameters in such a low-dimensional silicon 
based device, this dissertation firstly dealt with low temperature behavior of Vth and VFB from 
quasi 2D planar to 1D nanowire devices. By employing split CV technique at room temperature 
and dual-gate coupling at low-temperature measurements, various devices parameters, tempera-
ture and gate bias characteristics can be studied such as the temperature dependency of VFB and 
Vth, the gate oxide capacitance per unit area (Cox), and the doping concentration ND, respective-
ly. With account for the position of VFB and their charge based analytical model of JLTs, bulk 
mobility (B) and low-field mobility in accumulation region (0_acc) were separately extracted, 
respectively. The mobility limitation factors concerning the degradation of B and 0_acc with 
gate length in planar and nanowire JLTs have been studied. 
1D metal-oxide nanowires (NWs) such as SnO2, ZnO and CuO materials have been 
widely studied because of their unique properties such as high surface-to-volume ratio, large 
aspect ratio, and carrier quantizing effects for electronic applications. Especially, SnO2 NW-
FETs have been suggested as excellent candidates for high performance flexible and transparent 
NW transistors with low-temperature fabrication process. To improve the reliability of device 
performance, a post passivation process was suggested with the aim of reducing interface trap 
density and keeping adsorbents off the surface of metal-oxide NWs. To account for electrostatic 
coupling through the PMMA passivation layer, an analytical simulation to get the effective gate 
capacitance has been performed and compared to 1D cylindrical capacitance model (C1D). 
Channel access resistance (Rsd) effects on carrier mobility () and low-frequency noise (LFN) 
characteristics also described. 
The most widely spread device configuration relies on the random network since it is 
very easy to fabricate with low cost. However, for instance, the effective carrier number is not 
always to be known since it is easily has been influenced by oxygen molecules, humidity, and 
light so on. For this reason, proper electrical evaluation techniques have been needed. Static and 
LFN characterizations in quasi 2D N-type random network thin film transistors (RN-TFTs) 
based on single-walled CNTs have been presented. For the electrical parameter extraction, 
YFM was used to suppress Rsd influence. The gate-to-channel capacitance (Cgc) was obtained 
by split CV method and compared to 2D metal-plate capacitance model (C2D). In addition, to 
account for the percolation-dominated quasi-2D RN-TFTs, a numerical percolation simulation 
was performed with Floyd’s algorithm. LFN measurements were also carried out and the results 
were well interpreted by CNF and correlated mobility fluctuation model (CNF-CMF). Finally, 
C1D was suggested and applied to provide better consistency between all electrical parameters 
Abstract 
based on experimental and simulation results. 
Thermoelectric power (TEP) of 2D single-walled CNTs (SWCNTs) thin film networks 
has been investigated. In particular, SWCNT thin films are considered as attractive candidates 
to replace traditional transparent conducting oxides (TCOs) such as In2O3:Sn, SnO2:F, or 
ZnO:Al due to their low cost fabrication, flexibility, non-toxicity. To realize the potential of 
SWCNT networks as a thermoelectric power generator, a fundamental understanding of the 
inherent electrical and thermal transport properties is crucial. TEP, precisely tuned ratios of me-
tallic (m-SWCNTs) and semiconducting (s-SWCNTs) in the network has been presented. To 
qualitatively analysis this, a theoretical model for TEP calculation with account for a junction 
effect between SWCNTs are introduced and compared with experimental results in a mixed 
SWCNT networks. 
Keywords: Junctionless transistors (JLTs), Carbon nanotubes network, Carrier transport, Low-
frequency noise, Numerical simulation, Low-temperature measurement, Percolation effect
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Chapter 1 Abstract 
In this introductory chapter, the trend of semiconductor industry is briefly de-
scribed. With current CMOS (Complementary metal-oxide-semiconductor) scaling is-
sues and various “Short Channel Effects (SCEs)” phenomenon, usually observed in 
two-dimensional (2D) potential distribution of short channel length, such as hot carrier 
generation, drain-induced barrier lowering (DIBL), and punch-through etc are dis-
cussed in detail. Besides, advanced MOSFET (Metal-Oxide-Semiconductor Field-Effect 
transistor) technologies and alternative approaches to overcome such SCEs are intro-
duced. At the end, chapter summary and dissertation scopes are presented. 
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11B .1 Overview of Semiconductor Industry 
After the first demonstrations of “Bipolar-Junction-Transistor (BJT)” developed by W. 
Shockley, J. Bardeen, and W. Brattain in 1947 and “Metal-Oxide-Semiconductor Field-Effect 
Transistor (MOSFET)” realized by Labate, Kahng and Atalla at Bell Labs by in 1960s,[55H1-5] a 
silicon based transistor is dramatically developed as a fundamental building block of integrated 
circuits (ICs) up to a few tens of nanometer scale device.[56H4, 57H6, 58H7]  
 
Besides, the market demands for high memory density and versatile functionality of 
ICs are also rapidly increased after the realization of personal computer, smart applications such 
as iOS and Android based smart phone, a high resolution digital camera, and Nintendo Wii etc. 
To satisfy these needs, the semiconductor technology has been focused on scaling down its size 
to follow “Moore’s law” reported in 1975, which predicted that the number of transistors on a 
chip would double about every two years.[59H8] This scaling down trend has been successfully 
continued up to 22nm technology referring to ITRS report as seen in Fig 1-2, and recently Intel 
manufactured a processor containing 1.4 billion transistors in 160mm
2
 area as displayed in Fig. 
1-3.  
 
 
Figure 1-2 2011 International Technology Roadmap of Semiconductors (ITRS)-Dynamic Random 
Access memory (DRAM) and Flash memory half pitch trends. [http://www.itrs.net/] 
 
Figure 1-1 Photographs of the firstly developed (a) BJT (in 1947), (b) MOSFET (in 1960), and (c) IC 
(in 1961), respectively. 
Chapter 1 Introduction 
4 
 
As the device size is shrunk, it enables to drive many advantages such as increasing an 
integration density in a chip, enhancing a switching speed, increasing a frequency of amplifier, 
a lowing power consumption and cost per wafer. Especially, the switching speed enhancement 
is very important performance in digital and information era. This can be achieved by reduced 
geometrical effects arisen from the mainly reduction of the gate oxide capacitance 
(Cox=0rLW/tox, where tox is the oxide thickness, L is the gate length, W is the gate width, and 
0 and r are the vacuum and the relative permittivity, respectively) by the factor of the scaling 
ratio, since the circuit RC delay () is directly proportional to on-current (=CoxVDD/Ion, VDD is 
the supplying voltage, and Ion is the operating current when the gate-to-source voltage (Vgs) is 
equal to VDD). [60H4, 61H9, 62H10] Details of the constant field scaling rule will be discussed in next sec-
tion.  
12B .2 CMOS Scaling Issues and Short Channel Effect 
The most ideal strategy of MOSFET miniaturization is simply scaled down of all ge-
ometrical parameters and drive voltage to sustain the same internal electric field in the channel 
as in the long channel device to avoid short channel effects (SCEs).[63H9, 64H11] For instance, as illus-
trated in Fig. 1-4, to keep the constant value of vertical an lateral electric field, VDD and various 
device geometrical factors (W, L, and xj) have to be reduced with the scaling factor (), where-
as NA should be more heavily doped by factor of  to reduce WDep to block the punch-through 
phenomenon.[65H9, 66H11] However, this higher doping concentration again leads to threshold voltage 
raise (Vth, see details in Ch.2.2.2.1). Therefore, in order to maintain Vth range, tox must be thin-
 
Figure 1-3 Intel’s 22nm technology for FinFET structure and Intel core i7-3770K (22nm Ivy Bridge) 
[http://newsroom.intel.com/docs/DOC-2032] 
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ner by the factor of  to increase the gate controllability. With account for these facts, it can be 
concluded that all MOSFET parameters are closely interrelated with the scaling factor as sum-
marized in Table 1-1. 
 
 
Device scaling has been successfully followed by constant-field scaling law with  
factor until 2003. However, with decrease of device physical size up to sub tens of nanometer 
scale, the density and complexity of the integrated circuit (IC) are dramatically increased, and it 
causes undesired degraded effects, so generally called SCEs, where the gate field no longer has 
the electrostatic controllability of the channel to turn it off due to the enhanced latter field, 
eventually leading to the high leakage current and the large power consumption in “stand-by 
off” state.  
Many SCEs have been reported such as drain-induced barrier lowering (DIBL), 
 
Table 1-1 MOSFET scaling parameter derived from constant field scaling. [9, 11] 
 
Figure 1-4 Illustration of scaling parameter of MOSFET. 
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punch-through, mobility reduction by gate-induced surface field, velocity saturation, im-
pact ionization near drain region, and hot-carrier injection etc depending on different phys-
ical origins.[67H9, 68H12] 
1. Punch through can be occurred when the sum of junction width of drain (xjd) and 
source (xjs) is merged together, i.e., xjd+xjsL.[ 69H13] In long channel MOSFET that 
shows usually xjd+xjs«L, the current can only flow provided that the inversion 
channel is sufficiently formed by Vgs. However, as the length of device becomes 
shorten, the driving current is not depending on Vgs but mainly the drain voltage 
VD. To minimize this, thinner tox to enhance the gate controllability, high substrate 
doping to reduce depletion width, and shallow junction between such as lightly 
doped drain (LDD) is used. Likewise, DIBL is closely related with potential barri-
er, so called built-in potential at the source and drain interface with channel (p-n 
junction). Since VD the strong latter field in short channel MOSFET enables to de-
plete some portion of the channel, the junction barrier between drain and channel 
can be lowered, eventually MOSFET can flow the current in advance even before 
Vgs<Vth. 
 
2. Mobility reduction by gate-induced surface field is usually observed in short 
channel device with thin oxide layer. Since the carrier has to transport into the 
very thin and confined inversion layer underneath the gate dielectrics with high 
perpendicular field to the channel, the scattering caused by surface roughness aris-
en from high gate field can be induced the reduction of the mobility. It is therefore 
evidently dependent on Vgs.[ 70H9, 71H 0] 
3. Velocity saturation is usually observed when the carrier drift velocity (vd) is satu-
rated up to its maximum drift velocity (vdsat) due to the high electric field to the 
channel. In fact, the drift velocity (vd=E, where E and  are the electric field and 
carrier mobility, respectively) is linearly proportional to E with constant  below 
 
Figure 1-5 Energy-band diagrams at the semiconducting surface from source to drain, for (a) long and 
(b) short channel MOSFET, respectively.[9] 
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Ec (Ec is the critical electric field with a value of 10
4
V/cm at 300K) in long chan-
nel device since E is low enough. However, the size of length becomes shorter, vd 
is deviates from a linear dependence and eventually is saturated when E>Ec. 
Hence, the velocity saturation effect has to be taken into account in short channel 
MOSFET (vd=E/(1+E/Ec) for E<Ec, vd=vdsat10
7
cm/s for E>Ec).[72H9] 
 
4. Impact ionization near drain region is occurred especially in N-type MOSFET 
at the end of pinch off drain region. If electrons have a high kinetic energy in pres-
ence of high drain field, it would be accelerated with high gate field and injected 
into the depletion layer, resulting in generation of electron-hole (e-h) pairs by im-
pact ionization as illustrated in Fig. 1-7. The generated electrons will directly go to 
drain and add to the current, whereas the majority of generated holes can be 
moved to substrate and even sources in short channel device. This hole current 
acts it as a n-p-n bipolar transistor, eventually the substantial leakage current will 
flow through the substrate. 
 
5. Hot-carrier injection can be seriously affecting on the reliability of MOSFET. It 
 
Figure 1-7 Illustration of impact ionization near drain region in N-type MOSFET. 
 
Figure 1-6 Drift velocity (vd) curves as a function of E for silicon and semiconductor.[9] 
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happens when the electrons in the channel gain a sufficient kinetic energy in pres-
ence of high gate field enough to overcome a silicon-silicon oxide barrier (3.1eV), 
and they can generate oxide trap charges in dielectric, giving rise to a gate leakage 
current and trap sites. It will eventually degraded the device performance by in-
creasing Vth and impact adversely the gate controllability on the drain current  
Finally, various SCEs are introduced. However, in order to sustain the continuation of 
Moore’s law and even more than Moore, many new technologies have been introduced by 
many researchers such as adopting strained silicon to reduce the effective mass of carriers, 
thicker high- dielectric materials in conjunction with metal gate to shrink the leakage current, 
and multi-gate structure to have optimum gate controllability to improve device performance 
and to minimized SCEs. Actually, this trend can be ultimately faced with physical limitations. 
However, it will be continuing up to the quantum mechanics governed atomic scale by employ-
ing alternative break through approaches. In the next sections, advanced MOSFET technologies 
will be presented to overcome such aforementioned SCEs.  
13B .3 Advanced MOSFET technology 
The physical scaling limitation is almost reached, and particularly the scaling down of 
tox will be already interfered by quantum mechanical effects such as tunneling and dark space 
existence.[73H6, 74H , 75H9] Furthermore, the fabrication optimization in such extremely small geomet-
rical volume is challenging as well since the tiny statistical deviation arisen from the device 
process will lead to the serious performance variability even though it associates with few at-
oms in the channel.[76H14] To overcome SCEs and sustain continuing scaling trend, many new 
concept devices and optimized fabrication technologies have been suggested as seen in Fig. 1-8. 
such as silicon on insulator (SOI), multi-gate structure, tunneling FET, channel doping engi-
neering, source/drain engineering, high- dielectric stack engineering, 3-dimensional (3D) 
structure, channel strain engineering, and alternative channel material such as III-V (for N-type) 
and Ge (for P-type).[ 77H , 78H9, 79H15] 
Chapter 1 Introduction 
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1. Strained Silicon in n-type MOSFETs were successfully demonstrated at L<70nm 
in 2001 to improve the speed of CMOS technology.[ 80H16, 81H 7] This can be achieved 
by placement silicon germanium layer with a lager lattice constant under the ac-
tive silicon channel as a substrate layer as seen in Fig. 1-9.[ 82H16, 83H18] It induces 
strain effect in the channel and reduces phonon scattering giving rise to mobility 
enhancement by modifying the band structure. Especially, the hole mobility also 
can be improved by increasing fraction of germanium. 
 
2. Silicon on insulator (SOI) structure can completely separate a ultrathin film of 
single crystalline silicon and the bulk substrate by using “Smart Cut” process as 
shown in Fig. 1-10.[ 84H19] It enables to suppress the impact of ionizing radiation ef-
 
Figure 1-9 Illustration of (a) straining of silicon by means of silicon germanium and (b) mechanism of 
gate stress memorization technique [17, 18] 
 
Figure 1-8 2012 ITRS “Equivalent Scaling” process technologies timing Overall Roadmap Technolo-
gy Characteristics (ORTC) microprocessor unit (MPU)/High-performance ASIC half pitch and gated 
length trends and timing, and industry “Nodes”. [http://www.itrs.net/] 
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fects by a buried oxide layer, large power consumption arisen from parasitic and 
leakage currents, and various SCEs by successfully eliminating punch-through 
possibility. These fact results in performance improvements in terms of speed, but 
some issues are still remained to be solved since there are self-heating problem, 
floating body effect, and high fabrication cost per wafer etc.[85H18, 86H19] 
 
3. Multi-gate structure (double, triple, quadruple, and gate all around structure) has 
been considering as a further promising candidate to have the larger immunity for 
SCEs compared to classical single planar gate devices as presented in Fig. 1-11. It 
enables to provide several advantages such as enhanced gate controllability, in-
creased gate-drive current, reduced subthreshold swing and subsequently sup-
pressed gate leakage current, reinforced pinch off effects, and improved process 
reliability.[87H9, 88H17, 89H18] Consequently, it gives rise to relaxed channel doping concen-
tration and vertical field to the channel resulting in improved performance and 
process variability in terms of better mobility and random dopant fluctuation, re-
spectively. However, there are technological and economical challenges to be em-
ployed in practical applications such as Vth modulation and parasitic capacitance 
arisen from weak body effect and increased layout density. The fabrication cost 
and process complexity are also challenging to have a compatibility with conven-
tional bulk planar CMOS devices. 
 
Figure 1-10 Fabrication process of manufacturing ultrathin SOI via Smart Cut process 
[http://www.soitec.com/en/technologies/smart-cut/] 
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4. High- and metal gate stack such as hafnium oxide (HfO2) and zirconium oxide 
(ZrO2) etc as summarized in Fig. 1-12 has been successfully introduced at 45nm 
node to suppress the rapidly increased gate tunneling current arisen from very thin 
tox (less than 1nm).[ 90H20] Theoretically, it can be achieved by simple capacitance 
relationship as shown in below expression by ignoring side effects such as leakage 
current and reliability, 


 


high
high
ox
ox
tt
 or simply, ox
ox
high
high tt
)9.3(




 
  (1-1), 
where ox and tox (equivalent oxide thickness) are the dielectric constant and 
thickness of silicon oxide respectively, and high- and thigh- are that of high- ma-
terials.[91H21] It allows to have a thicker dielectric thickness to reduce leakage cur-
rent while ensuring the same gate controllability. At the same time, in order to cir-
cumvent mobility degradation induced by remote Coulomb scattering at the inter-
face and Vth pinning, the band-edge work-function metal has to be used as a gate 
electrode. In addition, the polysilicon depletion effects can be removed by metal 
gate.[92H 0] However, it contains a high level of interface traps and impurities and 
thus posing significant performance degradation which should be solved for RF 
applications. 
 
Figure 1-11 Several types of multi-gate MOSFETs structure.[17] 
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5. Alternative channel material with high carrier mobility and low effective mass 
such as III-V semiconductor, GaAs, InP, InGaAs and InAs for n-type and Ge for 
p-type has been considered as a potential solution to overcome current scaling is-
sues.[93H22, 94H23] Especially, combination of III-V (for n-type)/Ge (for p-type) on sili-
con has been suggested as an ultimate CMOS structure in order to utilize silicon 
based CMOS platform as presented in Fig. 1-13(a). However, as depicted in Fig 1-
13(b), several constrain issues has to be solved to have a compatibility with con-
ventional CMOS technology: (1) high crystalline quality of III-V/Ge MOS on a 
large size of silicon wafer (2) gate insulator engineering with superior interface 
quality (3) low channel access resistance (4) total COMS integration (5) ultra thin 
body Ge/ III-V channels to suppress SCEs.[95H23, 96H24] 
 
6. Beyond CMOS approaches by using carbon based materials (graphene and car-
bon nanotubes (CNTs)), semiconducting nanowires, and topological insulators 
have been widely studied and steadily invested as a possible alternative active 
channel.[97H17, 98H25-32] Even though there are many obstacles to be manufactured for 
 
Figure 1-13 (a) Comparison of relevant properties of potential candidates of high- dielectric materi-
als and (b) corresponding band offset calculation result.[23] 
 
Figure 1-12 (a) Comparison table of relevant properties of potential candidates of high- dielectric 
materials and (b) corresponding band offset calculation result.[21] 
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industrial markets, it still has many interesting properties and even shows superior 
performances in some points as presented in Fig 1-14. 
 
To satisfy increased market demands like ultra low power consumption with high de-
vice performance with versatile functionality, many efforts have been made and some of them 
are described in this section in terms of strain channel engineering, SOI technique, multi-gate 
structure, high- and metal gate engineering, alternative channel materials and beyond CMOS 
approaches. Despite of many hindrances to achieve it, the continuation of scaling trend will 
eventually keep going via break through techniques. 
14B .4 Conclusion and Dissertation Outline 
The current trend of semiconductor industry and classical constant-field scaling rule are 
briefly introduced. According to Moore’s law, scaling has been successfully applied and drives 
many advantages. However, it has become more challenging when the device size is shrunk up 
 
Figure 1-14 (a) Characteristics of CNT-FET subcomponents operating circuit for CNT computer[26] 
(b) Stretchable logic inverters based on SnO2 semiconducting nanowires[27] (c) A III–V nanowire 
channel on silicon for high-performance vertical transistors[30] (d) Topological insulator Bi2Se3 nan-
owire for high performance FETs[32]. 
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to sub tens of nanometer scale, and diverse SCEs were reported. In this chapter, various SCEs 
phenomenon and the advanced approaches are presented and summarized. 
In this dissertation, various electrical characteristics based on I-V, C-V, low frequency 
noise (LFN), and low temperature environment including numerical simulation for top-down 
and bottom-up devices are investigated, respectively. As a possible emerging candidate for ‘Be-
yond CMOS’ and ‘more than Moore’, heavily doped junctionless transistors (JLTs) are studied 
and the results are compared to bottom-up nanoscaled devices such as quasi-1D tin-oxide 
(SnO2) nanowire FETs and -2D single-walled carbon nanotube (SWCNT) random network thin 
film transistors. These are not only focusing on the reduction of SCEs but also the replacement 
of silicon based rigid channel material which could be compatible with other substrates than 
silicon (flexible substrates) or which could be integrated for low cost addition of new functions 
in the back-end of line of CMOS. 
 
Chapter 1 introduces the trend of semiconductor industry with current CMOS scaling 
issues arisen from SCEs and various advanced MOSFET technologies to overcome SCEs. 
Chapters 2 and 3 are dealing with the relevant theoretical and technical background 
for further investigation of this dissertation. 
Chapter 2 demonstrates various electrical parameter extraction methodologies based on 
the fundamental long channel inversion mode N-type MOSFET to provide theoretical 
and experimental backgrounds for electrical characterization in diverse types of semi-
conductors in terms of I-V, C-V, and low frequency noise (LFN).  
Chapter 3 describes a numerical percolation simulation methodology based on modified 
Floyd’s algorism in two-dimensional (2D) conducting nanowire random network. To 
account for the linear and non-linear behaviors of a complex 2D random network, a hy-
brid methodology with SPICE simulator is also presented. 
Chapters from 4 to 6 are analyzing various electrical properties in diverse low-
dimensional transistors such as JLTs, quasi-1D tin-oxide nanowire (SnO2-NW) FET, and quasi-
2D N-type CNT network, respectively.  
Chapter 4 discusses about the low-temperature characteristics (77K350K) of flat-band 
(VFB) and low-field mobility (0) of JLTs. Back gate coupling effect on static and LFN 
also systematically described. 
Chapter 5 presents channel access resistance (Rsd) effects on mobility and LFN charac-
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teristics in a polymethyl methacrylate (PMMA) passivated quasi-1D SnO2-NW FET. 
Chapter 6 covers static and LFN characterizations in quasi-2D N-type random network 
thin film transistors based on SWCNTs. 
Chapter 7 investigates effect of inter-tube junctions on the thermoelectric power (TEP) 
of mono-dispersed SWCNTs. 
Finally, Chapter 8 concludes all results and discussions in this work. 
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Chapter 2 Abstract 
In this chapter, theoretical backgrounds for electrical characterization are de-
scribed based on the fundamental long channel MOS transistor model. In addition, var-
ious electrical parameter extraction methodologies are presented for threshold voltage, 
low-field mobility, and series resistance etc. Especially, Y function method (YFM) is 
discussed in detail to exclude the series resistance effect, since it is simple, powerful 
and provides physically meaningful parameters. Besides, the split capacitance-to-
voltage technique based characterization methods are presented here to evaluate in-
trinsic channel properties such as an effective oxide capacitance (Cox), a channel dop-
ing concentration (ND for N-type or NA for P-type) and flat band voltage (VFB). Fur-
thermore, to investigate the quality of device interface and the limitation of device per-
formance, low frequency noise (LFN) theoretical models are introduced.  
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15B2.1 Introduction 
Since metal-oxide-semiconductor field-effect-transistors (MOSFETs) were realized in 
1960s,[99H1-4] it is dramatically developed as a fundamental building block up to nano-scaled de-
vice for the digitalization and information technology era.[100H4-6] Perhaps, this is nearly interacted 
with our life as a basic unit of integrated chip (IC), for example, personal computer, smart 
phone, medical instruments, radio frequency (RF) device, power applications, and all electronic 
devices. It has many advantages as a basic component in a digital and analog circuit such as 
simple device structure, low-cost of fabrication, the capability of high speed and integration 
density.[101H6] (refer to below Intel’s transistor roadmap) However, as the size of device is minia-
turized, a proper definition of physical device model and a well-matched parameter extraction 
methodology are required to provide feedback for a device optimization. Although, employing 
physically sounded and robust device model is more preferable to have a right insight of device 
characterization, the long channel MOSFET model (SPICE level 1 model) is used for general 
parameter extraction to avoid a high risk arisen from heavy fitting procedures in here.[102H7] 
 
In this chapter, first the drain current (Ids) will be described depending on the operation 
regime based on the fundamental MOSFETs operation principle, namely SPICE level 1 model. 
In addition, though many diverse approaches have been made to extract various electrical pa-
rameters such as low-field mobility (0), threshold voltage (Vth), and series resistance (Rsd), 
details of Y function method (YFM)[103H8] will be introduced since it is simple but powerful and 
 
Figure 2-1 Intel's Transistor Leadership over generations: 90nm, 65nm, 45nm, 32nm and 22nm. Three 
major inventions: SiGe, HKMG (High- metal gate) and Tri-Gate structure. [http://www.intel.com, 
http:// www.brightsideofnews.com] 
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even applicable to not only silicon based device but also one-dimensional (1D) nanowire de-
vice,[104H9, 105H 0] carbon nanotube random networks,[106H 1] organic FET (OFET)[107H 2] without Rsd influ-
ence. Besides, in order to account for the enhanced transverse field and surface roughness scat-
tering stemming from very thin oxide (tox) which perturbs the linearity of YFM, modified YFM 
is also discussed. In fact, there are several ways to get device information from the capacitance-
to-voltage (C-V) measurements. Especially, split C-V technique[108H7] which composes of gate-to-
channel capacitance (Cgc), gate-to-bulk capacitance (Cgb), and total capacitance (Cg=Cgc+Cgb) is 
described for extraction of the intrinsic channel properties such as doping concentration (ND for 
N-type NA for P-type),[109H 3] VFB,[ 110H 4] Vth, Cox,[ 111H 5], capacitance equivalent thickness (CET),[112H 5] 
and mask length and width reduction (Lm, Wm)[ 113H7] respectively since this is relatively less 
affected by Rsd effect compared to I-V. The effective mobility (eff) can be determined as well 
from the measured number of inversion (or accumulation) charges with I-V results.[114H7] Moreo-
ver, as the device size is shrunk, the effective geometrical portion of interfaces faced on channel 
has to be dramatically increased, and in particular tox has to be getting thinner, resulting in high 
transverse field and enhanced surface roughness scattering effects.[115H7] Hence, LFN characteris-
tics can provide more meaningful information about the interface quality or reliability between 
channel surface and dielectric layer such as trap energy, distribution and density.[ 116H 6-18] Repre-
sentative low frequency noise models such as Hooge’s mobility fluctuation model 
[HMF],[117H 9, 118H20] McWhorter’s carrier number fluctuation model [CNF],[119H 6] and carrier number 
and correlated mobility fluctuation model [CNF-CMF][ 120H 8, 121H 1] will be discussed in detail in this 
section. 
16B2.2 Basic Operation Principle of MOS-FET 
 The drain current model equations for long n-channel device can be described as a 
function of gate voltage (Vgs) and drain voltage (Vds) with respect to the source, Ids (SPICE lev-
el 1 model):  
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Here, the ratio between the effective channel width and length Weff/Leff is the channel aspect 
ratio, Cox (=0rtox
-1
, where 0 and r are the vacuum and the relative permittivity, respectively) is 
the gate oxide capacitance per unit area, eff (=0/[1+1Vgt+2(Vgt-Vth)
2
], where 0 is low-field 
mobility, Vth is the amount of threshold voltage shift arisen from higher transverse field, 1 
and 2 are mobility attenuation factors closely related with phonon scattering due to enhanced 
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confinement and lager wave function overlap integrals, and scattering by surface roughness at 
high transverse field, respectively)[122H7, 123H8, 124H 8] is the effective mobility, and Vth is the charge 
threshold voltage. In this model, the triode and saturation region can be determined by the over 
drive voltage, Vgt=Vgs-Vth regime. In fact, higher level of SPICE model surely includes more 
complex parameters which correlated with Vgs and Vds, but this the simplest model Eq. (2-1) 
still provides essential features of Ids.[ 125H -7] 
2.2.1 Drain current model 
Further, in the linear regime of Eq. (2-1) can be also described by inversion charge Qinv, 
)()(  ,)(),(
2 gtoxeffeffgtinv
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
 (2-2). 
In this region (VdsVgt), Ids(Vgs,Vds) behaves as a variable resistance controlled by Qinv(Vgt) and 
Vds. Two terms of Ids, Qinv(Vgs) and effVds/Leff
2
 (=eff(Vds/Leff)/Leff=vd/Leff=1/d, where vd and d 
are the drift velocity and transmit time from source to drain through the silicon channel, respec-
tively) represent the charges coupled with Vgt on silicon substrate and constant transmit time, 
respectively.[126H5-7] Thus, this Eq. (2-2) clearly expresses the physical meaning of drain current, 
the total number of charge per unit time. 
When the channel is pinch-off (VdsVgt), i.e., Qinv0 at the drain end, Vds can be re-
placed by Vgt since saturation region can be simply found at the Vds position of Ids/Vds=0. 
Hence, the saturation Ids model can be alternatively found as below expression from the linear 
Ids equation in Eq. (2-1):  
2)(
2
),( gtoxeff
eff
eff
dsgsds VC
L
W
VVI    (2-3). 
Indeed, Ids the drain current described in Eq. (2-3) ideally is independent of Vds, however, it is 
worth mentioning that the effect of Vds in practical case on very short channel device is dramat-
ically increased resulting in drain induced barrier lowering (DIBL), Vth roll-off owing to the 
edge effect, punch-through effect, and weak Vgs controllability etc.[127H5-7]  
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2.2.2 Transfer characteristics  
Generally, the drain current behavior of Ids(Vgs) is called to transfer curve. And it is the 
most basic electrical measurement result. However, it contains many important clues for exam-
ple, Vth, field-effect mobility (fe), Rsd effect, on and off current ratio, and subthreshold swing 
(SS) as well. In order to evaluate such parameters, equation (2-1) based mathematical tech-
niques such as drain conductance (gd) and transconductance (gm) usually employed by assum-
ing 2=0 with small Vds (in the linear regime):  
 
Figure 2-2 Cross-section view of an n-type MOSFET (a) in linear with very small Vds, (b) at onset of 
saturation (or weak inversion), and (c) deep saturation regime. 
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where Gm (=WeffCox0/Leff) is transconductance parameter. Based on these general relation ex-
pressed in Eq. (2-4), a number of papers regarding device characterization methodologies have 
been published by researchers.[128H7, 129H8, 130H22-27] 
 
2.2.2.1 Threshold voltage  
In the following section, the physical meaning of Vth and several Vth extraction meth-
ods will be examined for n-channel MOSFET. Generally, Vth can be fundamentally defined as 
below expression,[131H5, 132H 8] 
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Figure 2-3 Representative examples of (a) output characteristics, (b) transfer curves, (c) drain con-
ductance (=Ids/Vds), and (d) transconductance curves (=Ids/Vgs) of fabricated n-type long channel 
SnO2 FET. Detailed electrical analysis will be presented in Chap. 5. 
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where VFB (=ms-Qf/Cox, where ms and Qf are the work function difference and the oxide fixed 
charges between gate material and semiconducting substrate, respectively, representing the 
built-in potential across MOS system) is the flat-band voltage where the surface potential (S) 
is equal to zero and energy bands in semiconductor are flat, F (=Ei-EFp, Ei and EFp are intrinsic 
and p-doped Fermi energy, respectively) is Fermi potential, si is the silicon permittivity, re-
spectively), q is the electron unit-charge, and NA is p-type substrate doping concentration. Thus, 
Vth is the gate induced bias voltage by the amount of 2F to achieve surface inversion across 
the oxide and semiconductor surface. In addition, when the substrate bias VBS (or back gate bi-
as) is applied, Eq. (2-5) can be modified as following expression,  
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Hence, Vth based on Eqs (2-5) and (2-6) can be controlled by substrate doping concentration 
and VBS with aims of various practical purposes such as a circuit design. (It is worth noting that 
Vth should be modified with accounting for the electrostatic potential distribution arisen from 
device structure, i.e., multi-gate or FD-SOI) Besides, Vth is very critical value for modeling and 
characterization of MOSEFET since it can be strongly affected on other parameter extraction 
procedures. However, it is worth noting that Vth values of advanced MOSFET cannot be pre-
cisely determined by using Eq. (2-6), mainly due to parameter uncertainty and variations arisen 
from doping concentration, oxide thickness, and the quantity of Qf, Rsd effect etc.[133H28, 134H29] It is 
therefore, Vth is ultimately relied on various extraction methods based on direct measurement 
results with statistical arrangement. 
1) Linear extrapolation method (LEM) is a representative classical technique to 
evaluate Vth in MOSFET characterization.[135H , 136H 8, 137H26, 138H27, 139H 0] In this method, Vth 
can be found by the linear extrapolation of drain current Ids-Vgs curve at the point 
of maximum value of gm(Vgs). To do this, Ids must be measured as a function of Vgs 
with small Vds to ensure the operation in linear regime. Based on Eq. (2-1) in tri-
ode region, Vth is corresponding to Vth_LEM-Vds/2. The main drawbacks of this 
method are the deviations of straight line of Ids-Vgs curve arisen from the 
subthreshold current before Vth_LEM and the presence of high Rsd and mobility deg-
radation effects above Vth_LEM as plotted in Fig 2-4(a).[140H5, 141H27] Thus, it is simple and 
fast technique used for MOSFET including depletion-mode or buried channel, but 
it is worth noting that LEM should be strictly used only for linear region with neg-
ligible Rsd effects.[142H30] 
2) Second derivative method (SDM)[143H26] was originally developed from Eq. (2-1) 
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with aims of suppression of Rsd effects. Vth of SDM (Vth_SDM) can be determined at 
Vgs point of the maximum value of derivative gm, max(dgm) with small Vds 
(gm/Vgs=
2
Ids/Vgs
2
) as displayed in Fig. 2-4(b). Ideally, Ids/Vgs (Vgs>Vth) be-
comes a step function, resulting in that gm/Vgs has to be delta 
function.[144H5, 145H26, 146H27] By definition, the value of max(dgm) should have infinite, 
however it exhibits just the maximum value at Vgs=Vth_SDM in real case since for 
such a simplified device model expressed in Eq. (2-1). Therefore, Vth_SDM can be 
conveniently computed by such simple procedures, but it tends to be sensitively 
influenced by Ids-Vgs measurement noise, speed, and Vgs step.[147H27] 
3) Constant current method (CCM) is perhaps the simplest technique to evaluate 
Vth, typically taken from the Vgs point corresponding to an arbitrarily chosen con-
stant drain current Ids_CCM, e.g. Ids_CCM=(Weff/Leff)10
-7
.[ 148H27, 149H31] Because of its sim-
plicity, Vth_CCM can be quickly obtained in wafer-scale measurement, but it can be 
sensitively deviated depending on arbitrarily chosen level of Ids. 
4) Second derivative logarithmic method (SDLM) [150H27, 151H32] was proposed to over-
come restraints or drawbacks of previously introduced method such as CCM re-
quiring the effective channel aspect ratio and LEM within linear region. By their 
definition, Vth_SDLM can be decided at the Vgs point corresponding to the minimum 
value of second derivative of the logarithm of the drain current. In addition, 
Vth_SDLM indicates the moment at that drift and diffusion currents are equal to each 
other. However, as similar to SDM, Vth_SDLM can be noisy unless drain current 
measurement system is well organized. 
5) Other methods also already reported such as transconductance linear extrapolation 
method, ratio method, transition method, integral method, Corsi function method, 
linear cofactor difference operator method, and non-linear optimization etc.[152H 7] 
It is inevitable that as the size of device structure is shrunk, undesired parasitic influences such 
as strong Rsd and surface roughness scattering effects might be enhanced when evaluating Vth 
by using aforementioned methods. Thus, it is strongly recommended that a proper Vth has to be 
chosen by comparison of various Vth based on several extraction methods. In addition, noting 
that such extraction methods based on Eq. (2-1) still valid for not only MOSFET device but 
also low dimensional nano-structure (quasi-1D SnO2 FET) as displayed in Fig. 2-4. 
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2.2.2.2 Field-effect mobility 
Field-effect mobility (fe) is one of generally reported mobility values extracted from 
transfer curve to present device performance. It is roughly derived from transconductance gm 
based on Ids–Vgs triode model in Eq. (2-1), defined as 
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   where,  (2-7). 
In fact, Eq. (2-7) assumed that eff is independent of Vgt, however it is closely affected by Vgt in 
real device since for strongly enhanced interfacial effects such as channel access resistance, 
surface roughness scattering etc. Thus, to account for Vgt influence on eff, fe can be modified 
as following expression,[153H ] 
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  (2-8). 
Finally, various mobility extracted from SnO2 FET such as 0 (extracted by YFM which will be 
discussed later section), fe, and fe are plotted in below Fig. 2-5. The reason for large discrep-
ancy among mobility values compared to 0 at high Vgs regime can be mainly explained by the 
 
Figure 2-4 Various Vth extraction methods for PMMA (polymethyl methacrylate) passivated SnO2 
FET (Weff=42nm and Leff=4.02m on 150nm Si3N4 layer) by using (a) LEM, (b) SDM, (c) CCM, and 
(d) SDLM 
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effective Vds arisen from contact resistance effect. Further mobility analysis of PMMA 
passivated SnO2 FET in terms of Rsd and the electrostatic gate capacitance coupling effects 
arisen from PMMA layer will be conducted in Chap. 4. 
 
2.2.2.3 Series resistance 
One of the issues in advanced MOSFET is the minimization of Rsd effects. The influ-
ence Rsd at the source and drain ends of MOSFET is dramatically enhanced as the channel 
length scaled down since the fraction of Rsd to the channel is relatively increased. Since the to-
tal resistance (Rtot=Rch+Rl=Vs/Im, where Vs is a constant voltage source and Im is a measured 
current, respectively) measured by simple two-probe measurement can be affected by the lead 
resistance (Rl), the channel resistance (Rch) will be overestimated as demonstrated in Fig. 2-6(a). 
To avoid this undesired situation, one well known technique namely four-probe measurement 
method is usually employed to directly determine Rch and Rl. It consists of one constant current 
source (Itot), one voltage-meter (Vm) which has very large internal resistance (RV), and four 
electrodes as displayed in Fig. 2-6(b). To determine Rch (Vm/Itot) accurately, the two outer and 
inner probes are used for constant current flowing and voltage measuring, respectively. Besides, 
two-probe measurement results can be exploited to obtain Rl (Rtot-Rch) by subtraction Rch from 
Rtot. 
 
Figure 2-5 Comparison of various mobility values (0, fe, and fe) in PMMA paasivated SnO2 FET. 
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In fact, to properly apply the four-probe measurement concept in three-terminal sys-
tem such as transistors, a specific test pattern should be needed to get Rsd with the aim of sepa-
rating sheet channel resistance and contact resistance. In addition, more complicated approach-
es should be required by considering the transistor model to appropriately evaluating Rsd since 
this is primarily for metal based system. Indeed, the effective drain voltage Vds (=Vds-IdsRsd) to 
FET channel can be reduced due to the existence of Rsd near source and drain region, resulting 
in under- and/or over-estimation of fe and Vth as explained previously. To account for Rsd ef-
fects on the Ids-Vgs relation, Eq. (2-1) in linear regime has to be changed to following expres-
sion,  
)()
2
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This is the basic model for the most techniques to determine Rsd. However, as the device mod-
els are complicated, further improved and alternative techniques have been requested. To do 
this, many efforts have been made to make theoretical methodologies such as transmission line 
model (TLM) and YFM (details will be presented in next section) etc. to evaluate the intrinsic 
properties without Rsd influences.[154H , 155H7, 156H8, 157H25, 158H28] 
 TLM is frequently used for the Rsd approximation in many types of transistors even in 
nano-scaled device.[159H , 160H7, 161H 2, 162H33, 163H 4] To begin with Eq. (2-10), Rtot can be expressed as, 
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 (2-11),  
 
Figure 2-6 (a) Two-terminal and (b) four-prove measurement configurations.  
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where Lm is mask design length and Lm mask reduction length, respectively. Further, Rtot can 
be plotted as a function of Lm at least two different lengths for varying Vgs values in n-channel 
MOSFETs as shown in Fig. 2-7.[ 164H34] From the interception points of each straight line, Lm and 
Rsd can be safely determined, respectively. In addition, Eq. (2-11) can be further processed to 
determine eff and Vth as following,  
 
eff
thgsoxeffeff
sdtot L
VVCW
RR



1
  (2-12). 
From the linear fit of Eq. (2-12), eff and Vth are safely obtained from the slope and interception 
points of Vgs axis. However, it is worth mentioning that this method assumed that Lm and Rsd 
have a weak dependence of Vgs, which might be usually suitable for long channel device since 
Vth can be strongly affected by a high transverse field in short channel devices. 
 
2.2.2.4 Subthresholod swing 
Miniaturization of MOSFET has brought into dramatic improvement in the switching 
speed, density, and functionality of CMOS (Complementary metal-oxide-semiconductor) based 
microprocessor.[165H35] However, the dramatically increase of leakage current (so called, 
subthreshold current Ids_sub or Ioff when VgsVth) which involves with the thermionic and injec-
tion of electrons over energy barrier becomes one of urgent issues to be solved, since this limits 
 
Figure 2-7 Measured total resistance Rtot as a function of Lm depending on different Vgs values for a 
set of poly silicon gate n-channel MOSFETs with fixed mask width Wm=200m with 70nm SiO2 
MOSFET.[34] 
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the switching performance of transistors from off- to on-state.[166H28, 167H35] In fact, Ids_sub has to be 
zero based on the model in Eq. (2-1), but there is a small diffusion current Ids_sub in subthreshold 
region, which defined as below, 
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where m is the body-effect coefficient ( Sgs ΨV  / ), kB is the Boltzmann constant, and T is 
absolute temperature, respectively.[168H28, 169H35, 170H36] For this reason, the gate induced bias voltage is 
required to turn the transistor off when operating in subthrshold region. To present this ability, 
the subthreshold swing (SS) have been derived as, 
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  (2-13), 
where n is a factor that characterizes the change of the drain current with ΨS, Cd and Cit are the 
depletion and surface state capacitance respectively.[ 171H5, 172H 8, 173H 5] Ideally, it is evident that the 
minimum value of SS in transistors has to be limited by ln(10)(kBT/q). However, in the pres-
ence of a significant interface trap density (Dit=q
2
Cit), SS can be sensitively degraded by defini-
tion. Furthermore, by measuring SS from semi-log plot of transfer curve in subthreshold region 
as displayed in Fig. 2-8, Dit can be obtained from below Eq. (2-14), 
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To calculate Dit, precise Cox and Cd values are required. 
17B2.3 Y Function Method 
In this section, transfer curve based parameter extraction methodology will be dis-
cussed mainly about YFM since this is the most simple but powerful and physically meaningful 
 
Figure 2-8 Subthreshold characteristic of PMMA passivated SnO2 FET. 
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method for the silicon based MOSFETs,[174H , 175H8] 1D nanowire device,[176H9, 177H 0] carbon nanotube 
random networks,[178H 1] and OFETs.[179H 2] In principle, this YFM can be started from drain current 
model described in Eq. (2-1) and gm in Eq. (2-4) in linear region, together. By definition, YFM 
is expressed as below description,[180H ] 
)( _YFMthgsdsm
m
ds VVVG
g
I
YFM   (2-15). 
It is therefore able to suppress the influence 1 by assuming 2=0 with small Vds because it is 
independent of 1.[181H7] In addition, 0 and Vth_YFM can be extracted by the slope and the intercept 
of Vgs axis of YFM without Rsd effects, respectively. It is noted that the 1 factor is closely re-
lated with Rsd effects since it describes the impurity, phonon and lattice scattering.[182H7, 183H ] This is 
a very important feature of YFM for small channel devices. As a representative example, YFM 
obtained from PMMA passivated SnO2 FET is displayed in Fig. 2-9. It shows a good linearity 
with Eq. (2-15) except high Vgs regime, which will be further fitted by employing the 2 param-
eter. With the aim of Vth comparison between YFM and SDM, each curve of YFM and dgm are 
also plotted in the same figures. (See Fig. 2-9(a)) Two Vth values are almost similar to each 
other.  
 
Further, the 1 (0.14V
-1
) factor can be found at high Vgs regime based on inverse of Ids 
model as plotted in Fig. 2-9(b),[184H7, 185H26] 
gtds
dsm
VI
VG 1
1 

  (2-16). 
In addition, if the device wafer has several different sets of length splits, Rsd and Lm also can 
be estimated by plotting 1) 1 versus Gm for Rsd, and 2) 1/Gm versus Lm for Lm, respectively, 
accounting for below relations,[186H7] 
sdmRG 01    (2-17). 
 
Figure 2-9 (a) YFM and dgm, and (b) 1 curves of PMMA passivated SnO2 FET as a function of Vgs. 
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It is underlined that to successfully exploit Eq. (2-18), 0 should remain constant when Leff is 
decreased.[187H ]  
 
 As the oxide thickness becomes thinner and the length of device shrunk, taking into 
account of the presence of 2 is required in YFM since the transverse field in the channel is 
dramatically increased to make surface roughness prevail in strong inversion region. Thus, after 
full consideration of the second attenuation factor 2 in mobility model, it is reduced as below, 
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Moreover, to obtain 2 and Vth, many extraction technologies have been introduced to solve 
this difficulty.[188H7, 189H , 190H24, 191H25, 192H32, 193H 7-41] One simple process can be started with Vth_YFM and 1 
evaluated in Eqs (2-15 and 2-16). Extraction of 2 and Vth is then calculated from Eq. (2-20) 
expressed in following equation, 
)(1 21 thgtgt
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After determination of 2 (8.010
-4
 V
-2
) and Vth (-5.22 V) from the slope and linear ex-
trapolation of x-axis based on Eq. (2-20), the newly calculated YFM obtained from Eq. (2-19) 
is plotted together with the previous YFM in Fig. 2-10 for the purpose of comparison. Finally, 
the straight line of YFM is clearly shown after accounting for 2 and Vth. 
18B2.4 Split C-V Method 
The low frequency capacitance–voltage characteristics (or C–V profiling) is a non de-
structive and electrical analysis tool to investigate on 1) the relationship between the gate and 
 
Figure 2-10 Comparison between YFM and YFM after consideration of 2 and Vth. 
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surface potential (Vgs/S), 2) the determination of charge trapped in interface states in weak 
inversion, 3) the interface state density in weak inversion, and 4) the bulk dope density of 
MOSFET or MOSCAP (Metal-Oxide-Semiconductor Capacitor).[194H 2].  
Especially, the mobile channel charge density measurement technique, so called the 
split C-V technique[195H , 196H7, 197H42] which composes of 1) gate-to-channel capacitance (Cgc), 2) gate-
to-bulk capacitance (Cgb), and 3) total capacitance (Cg=Cgc+Cgb), is frequently employed to pro-
vide various intrinsic channel properties such as ND or NA, VFB, Vth, Cox, CET, and Lm or Wm, 
respectively.[198H7]  
1) In principle of Cgb measurement: A small (usually less than thermal voltage, kBT/q) 
AC voltage signal superimposed on DC Vgs bias is applied to the gate (G) through the “High” 
terminal of LCR meter, a small AC current signal is measured at the bulk substrate connected to 
“Low” terminal of LCR meter, and source (S) and drain (D) are grounded as presented in Fig. 
2-11.[ 199H7, 200H42] The Qacc and Cpd describe the number of accumulation charges (Qacc) and 
polysilicon depletion capacitance (Cpd), respectively. In accumulation regime, the holes have to 
be accumulated and saturated underneath the gate, indicating Cox can be directly obtained if the 
surface area is known. As Vgs is increased more than VFB, the holes can be pushed away from 
the surface resulting in growing depletion region. Further, if Vgs is above Vth, the inversion 
channel is created and connected to S and D, i.e., it is grounded. Hence, Cgb has to be zero (or 
parasitic capacitance) since the “Low” terminal cannot feel any small current signal. 
 
2) In principle of Cgc measurement: The gate (G) is connected to the “High” terminal 
of LCR meter, shorted D and S are connected to the “Low” terminal of LCR meter, and bulk 
substrate is grounded as shown in Fig. 2-12.[ 201H7, 202H42] In accumulation regime, the capacitance 
value goes to be zero (or parasitic capacitance) since accumulated holes cannot pass the junc-
tion capacitance (Cj) except the case of tunneling conduction between the n-doped S/D and ac-
cumulated hole channel. As Vgs is increased, the depletion region is extended and the inversion 
channel is finally created. Thus, Cgc is then saturated in inversion regime, Cox can be directly 
 
Figure 2-11. Equivalent circuit models for Cgb measurement depending on the conduction regimes, 
(a) accumulation, (b) depletion, and (c) inversion, respectively.[7] 
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obtained. Since Qinv can be determined by integrating Cgc curves as a function of Vgs, the effec-
tive mobility can be calculated by following equations,  
 gsgsgc
effeff
inv dVVC
WL
Q )(
1
 (2-21) 
dseffinv
effds
eff
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LI
  (2-22). 
 
3) In principle of Ctot measurement: The gate (G) is connected to the “High” terminal 
of LCR meter, shorted D, S and bulk substrate are all connected to the “Low” terminal of LCR 
meter, respectively, as displayed in Fig. 2-13.[ 203H7, 204H 2] It can be naturally accepted that Ctot is the 
sum of Cgb and Cgc since the previous two measurement configurations are superimposed. 
 
It is recommended that to get rid of the influences arisen from the interface state ca-
pacitance and the parasitic capacitance in small devices when estimating Cox, Cgc with high fre-
quency (typically in the MHz range) measurement is preferred.[205H7, 206H43] 
 
Figure 2-13. Equivalent circuit models for Ctot measurement depending on the conduction regimes, 
(a) accumulation, (b) depletion, and (c) inversion, respectively.[7] 
 
 
Figure 2-12. Equivalent circuit models for Cgc measurement depending on the conduction regimes, 
(a) accumulation, (b) depletion, and (c) inversion, respectively.[7] 
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2.4.1 Cox and CET evaluation based on Cgc
-1
  
The estimation of the thickness of oxide capacitance is more and more important as de-
vice size is scaled down. In fact, physical measurement of Atomic Force Microscopy (AFM) 
and optical measurement (ellipsometry) can be used for it, but the former one is not suitable for 
production line and the latter one can affected by errors arisen from the interfacial layer and the 
imprecise refraction index of material.[207H5, 208H15] Thus to appraise this quick and accurately, vari-
ous methods have been made, mostly relied on classical Cgc vs. Vgs measurement.[209H15, 210H44] One 
of advanced technique is 1/Cgc vs. 1/(Vgs-VFB). In accumulation region of MOS capacitor struc-
ture, Cgc(Vgs) can be described by simply two capacitors in series, namely, Cox and Csc (semi-
conductor capacitor per unit area, Qacc/S). The relation between all capacitance values can 
be simply expressed as, 
n
FBgsoxscoxgsgc VVCCCVC )(
111
)(
1



 (2-23), 
where  is a constant and n is an exponent depending on the accumulation layer carrier statis-
tics.[211H5, 212H 5] Here, the exponent n can be theoretically chosen depending on the charge distribu-
tion model; n=1 for a Maxwell-Boltzmann statistics, n=5 for a Fermi-Dirac statistics, n=3 for a 
statistics taking into account quantum phenomena, respectively.[213H 5] After determination of the 
exponent n and VFB, Cox can be then readily calculated from the y-axis intercept of Eq. (2-23) 
and corresponding CET as well. Representative Cgc and Cgc
-1
 examples for junctionless transis-
tor (JLT) which will be discussed in detail in next chapter are plotted in Fig. 2-15. As seen in 
Figs 2-15(a) and (b), this technique enables to determine Cox more accurately compared to clas-
sical Cgc vs Vtg. 
 
Figure 2-14 Typical split CV (Cgb and Cgc) curves as a function of Vgs.[5] 
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2.4.2 VFB and ND extraction based on Cgc
-2
 
 
Further, 1/Cgc
2
 technique can be employed to determine VFB and ND in partially deple-
tion region with Cox evaluated by Eq. (2-23) as presented in Fig. 2-16. This is given by, 
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 (2-24). 
From the linear slope and the linear extrapolation to Vgs axis, ND and VFB can be easily obtained, 
respectively. To decide a proper fitting range, dual gate bias mode can be employed. Depending 
on Vbg is increased (positive direction), the partially depleted regime can be extended as plotted 
in Fig. 2-16. The extracted VFB is quite consistent with theoretical value extracted from Eq. (2-
5) or (2-6) and finally all curves are merged together after using actualized VFB values regard-
less of Vbg condition. However, to reduce errors originated from fitting process, Eq. (2-24) can 
be differentiated as below, 
 
Figure 2-16 Cgc(Vtg)
-2
-Cox
-2
 curves of N-type JLT depending on Vbg. 
 
Figure 2-15 (a) Cgc(Vtg) curves of N-type JLT (Lm=11m with Wm=10m) depending on Vbg, Vtg and 
Vbg are top and back gate induced bias respectively and (b) corresponding 1/Cgc(Vtg) curves for Cox 
and corresponding CET extraction in high Vtg regime. 
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This expression is the same as Maserjian’s function after rearrangement of differentiation term 
in Eq. (2-25). By this way, ND was simply determined without reliance of VFB and Cox in par-
tially depleted region as presented in Fig. 2-17(a). In addition, to select the extraction position 
for ND appropriately, the derivative of Cgc (dCgc/dVtg) can be used. Two peaks are clearly ap-
peared in dCgc/dVtg when Vtg is increased from negative to positive. The first peak (left side) 
represents Vth, the turn-on voltage from the full depletion to the partially depletion region and 
the latter one (right side) indicates VFB, respectively. In Vtg range between Vth and VFB, ND then 
be determined properly. Alternatively, the channel doping concentration can be also estimated 
by using the sheet carrier density (ns=[Cgc(Vgs)/q]dVgs) and tsi (the thickness of silicon film) at 
the position of VFB as seen in Fig. 2-17. 
 
Finally, in this section, CV characteristics based on Cgc(Vgs), Cgc
-1
, Cgc
-2
 combination 
with Maserjian’s function proves that it can provide useful information about intrinsic channel 
properties such as Cox, Lm, Wm, VFB, and ND for the further electrical parameter evaluation. 
19B2.5 Low Frequency Noise Analysis  
Low frequency noise (LFN) analysis has gained a great interest to characterize the in-
terface properties with dielectric materials in FETs since it provides information associated with 
crystalline imperfections, scattering mechanisms or the trapping/de-trapping of the charge car-
riers at interface layer.[214H 7, 215H 1, 216H36, 217H45, 218H46] This feature is often exploited to assess the post 
treatment effects such as high- or metal passivation, thermal annealing, electrical/thermal 
stressing and etc.[219H 1, 220H47, 221H48] 
 
Figure 2-17 (a) ND based on Eq. (2-25) and dCgc/dVtg (right axis) curves of n-type of JLTs. (b) ns 
versus Vtg curves for ND estimation with account for the position of VFB. 
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Generally, noise can be defined as undesired signal which perturbs the origin signal. 
Since it disturbs the original messages, the maximum level of noise amplitude can distort the 
meaning of message, resulting in limiting the varieties of applications. This feature is important 
in science and engineering since it sets the accuracy limit of an electronic signal or measure-
ment. Figure 2-18 shows a typical randomly fluctuating electronic signal. In principle, this ran-
dom fluctuation can be stemming from various internal noise sources governing electron 
transport in a medium if the external noise sources are suppressed enough by a noise filter, a 
shielding metal box, and a proper layout circuit design. Consequently, it is naturally accepted 
that the measured noise signal I(t) can be composed of IDC and IAC(t) as illustrated in Fig. 2-18, 
where IDC and IAC(t) are average value current and randomly fluctuating current in time domain. 
Indeed, IAC(t) is a random and unpredictable signal, thereby the average value of IAC(t) over a 
long time will be consequently zero. To process such transient signal physically meaningful, a 
useful mathematical method was employed so called Fourier transformation which converts 
time to frequency domain. If we started it briefly from the mathematical probability theory, the 
mean value and variance in terms of a random variable X can be defined as below, 



 dXXXfX )(  (2-27) and 
 222)(var XXXXX   (2-28), 
where f(X) is a time independent normalized probability density function. (the integra-
tion of f(X) over X should be equal to one, 1)( 


dXXf ). Since the noise signals which 
dealing with are stationary and ergodic, e.g. the distribution for one ensemble over time is equal 
to the distribution over the whole ensemble at a chosen point in time, the squared power quanti-
ty is much suitable to describe noise signals. This is the power spectrum density (PSD) S(f)), 
which can be obtained from the autocorrelation function R(s) based on Winner-Khintchine the-
 
Figure 2-18 A typical transient noise signal is plotted. 
Chapter 2 Electrical characterization of MOSFET 
40 
orem.[ 222H49, 223H50] (Autocorrelation function refers to the correlation between points with time se-
quences) Fourier transform of R(s) is a S(f), which can be written as following form,  
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If s is equal to 0 (s=0), it is evident the variance or noise power is a inverse Fourier transform of 
S(f), 
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A spectrum analyzer usually measured this quantity (PSD) as a function of frequency (f) or 
time (t).  
 Depending on the origins of noise, the PSD shows a different frequency dependent 
shape as presented in Fig. 2-19(a).  
 
1) Thermal noise is one of well known fundamental electronic noise 
sources. This is firstly proposed by Einstein 1906 with Brownian motion of elec-
tric charges inside an electrical conductor at thermal equilibrium.[ 224H51] After it was 
experimentally measured and theoretically explained by Jhonson and Nyquist, re-
spectively,[225H 2, 226H53] it is also called Jhonson or Nyquist noise. In principle, it is ap-
proximately white in an ideal resistor (up to 10
11
-10
12
Hz), i.e. PSD is nearly con-
stant over entire frequency domain. According to theoretical model, the voltage 
PSD of thermal noise in a piece of resistor (R) at T0 was found as, 
 
Figure 2-19 (a) Various PSD source for total LFN characteristics and (b) the superposition of four 
different Lorentzian curves. 
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where 
2
nv  is the average value of noise voltage in a time, w and f are the an-
gular frequency (=2f) and the bandwidth of the measurement system, respec-
tively. Normally, the second term of denominator is negligible in a practical 
measurement situation, resulting in a constant thermal noise. 
2) Generation-Recombination (GR) noise is usually observed in 
semiconductors stemmed from trap sites located in the channel or the gate dielec-
tric oxide layer as impurities or defects. It does indeed randomly capture and emit 
electric charge carriers (electrons or holes), leading to fluctuate the number of car-
riers. Hence, it is closely related with fluctuation of carrier mobility, diffusion co-
efficient, and electric field, and barrier height, space charge region width 
etc.[227H 1, 228H36] The PSD of GR noise is found to be,  
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where N is the averaging number of free carriers, N and 2N  are the number 
of fluctuating charge carriers and that of variance, respectively. This shape of PSD 
is called a Lorentzian and plotted in Figs 2-19(a) and (b). This is only important 
provided that the Fermi energy is within a few level of kBT. If the Fermi-level is 
far from trap energy, the trap influence has to be negligible. But, the trap energy is 
closed to the Fermi-level, the term of 
2N  in Eq. (2-33) can be described as be-
low, 
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 (2-34), 
where NT,full and NT,empty are the averaging number of full and empty traps, respec-
tively, by assuming N>>NT (NT=NT,full+NT,empty).[ 229H36] Consequently, we can have a 
final expression of GR noise, 
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This is clearly indicating that PSD of GR is proportional to NT and inversely pro-
portional to N
2
. In addition, with a certain distribution of trap energy and spatial 
position, the PSD can have a shape of 1/f characteristics as displayed in Fig. 2-
19(b).[230H 8, 231H41] 
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3) Random-Telegraph-Signal (RTS) noise is sometimes called pop-
corn noise, and burst noise, since the shape of this type of noise looks like discrete 
switching events in the time domain as displayed in Fig. 2-20. Usually, the obser-
vation of RTS in small MOSFET devices (surface area under 1m2) is associated 
with a few trapping/de-trapping carriers at the interfacial layer between channel 
and dielectric oxide. For the Ids transition from the low to high state with Ids and 
Poisson distributed time duration constant e (the emission time) and c (the cap-
ture time) arisen from an acceptor like trap, PSD of RTS noise can be written as, 
2
2
)(1
4


w
IAS dsV

   (2-36), 
where  =(1/c+1/e)
-1
 is an effective time constant, A=(c+e)
-1
=ft(1-ft) is the 
space mark ratio, ft is the trap occupancy factor, ft=(1+exp((Et-Ef)/kBT))
-1
with Et 
being the trap energy and Ef the Fermi-level position, respectively.[232H18] It can be 
understood by a fluctuation of sheet conductance modulation stemming from car-
rier number and/or subsequent mobility fluctuation. Accordingly, the relative RTS 
amplitude can be estimated by assuming the trapping of an electronic unit charge 
in the channel changes the local conductivity in the linear and saturation 
regions,[233H18, 234H 5, 235H 4]  
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Finally, Eq. (2-39) clearly indicates the RTS amplitude can be varied as a function 
of Vds and Vgs in terms of gm and Ids. However, further to have a robust applicabil-
 
Figure 2-20 Typical Ids as a function of time for RTS noise pattern in JLT. (Wm=Lm=100nm) 
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ity of this expression, a weighting factor depending on the active area has been 
proposed to be added to Eq. (2-39). [236H18, 237H45, 238H54, 239H55] 
4) 1/f noise, also called flicker noise, has been observed in a number of 
natural or artificial systems.[240H36, 241H56, 242H57] This spectrum is inversely proportional to 
frequency domain in low frequency range (10
-5
 to 10
7
 Hz), 
f
SI
1
  (2-40), 
where  is a frequency exponent.[243H17, 244H19, 245H 1, 246H36] The parameter of  has been gen-
erally found close to 1 in a condensed matter system including semiconducting 
transistors in quasi-equilibrium, but usually in the range 0.7 to 1.3.[247H36] It is thus, 
there are two representative physical origins in MOSFET (i.e., fluctuations in the 
carrier mobility or in the number of carriers) of the conductance fluctuations and 
their corresponding theoretical models, which will be discussed in next section in 
detail.[248H36] 
2.5.1 Mobility fluctuation model (HMF) 
The mobility fluctuations noise model in the drain current was proposed and experi-
mentally proved by F.N. Hooge with following formula,[249H19, 250H 0] 
NfR
S
I
S HR
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I 
22
 (2-41), 
where N and H (10
-5
) are the total number of mobility fluctuation independent free carriers 
and the Hooge parameter, respectively.[251H 7] This can be possibly understood provided that the 
phonon/lattice scattering can only affect on the mobility fluctuations.[252H 8] With a drain current 
model of MOSFET in the linear regime, it can be simply modified from Eq. (2-41) as,  
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  (2-42),  
where QinvWeffLeffCox(Vgs-Vth). In fact, H has been theoretically considered as a universal 
constant, it perhaps can be influenced by the gate bias dependence or the position of channel 
under the gate oxide.[253H 6] Although, this equation can be even applicable in subthreshold region, 
the drain current model in saturation region can be also considered as,  
dseff
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I
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22
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  (2-43).  
This clearly means that the Ids normalized PSD is inversely proportional to Ids from 
subthreshold to strong inversion region. This feature is a big discriminating difference com-
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pared to the carrier number fluctuation number model. Further, Eq. (2-42) can be expressed 
with the ratio of Ids/gm (Vgt(1+1Vgt)) with negligible 2 effect,  
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where SVgs is input gate voltage PSD.[254H17] Evidently, if 1 is much less than one, SVgs may be 
linearly varied with Vgt and it can be alternatively expressed as below in terms of gm/Ids, 
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 (2-45). 
2.5.2 Carrier number fluctuation model (CNF) 
The carrier number fluctuation model based on quantum mechanical tunneling transi-
tions of electrons (or holes) between the channel and traps in the oxide layer was proposed by 
McWorther in 1957.[255H 9] Hence, the trapping and de-trapping of free charges into traps located 
in the oxide near interface layer can change the interfacial oxide charge (Qox), which can be 
equivalently regarded as VFB fluctuation of MOSFET, VFB=-Qox/(WeffLeffCox) (referring to 
Eqs (2-37) and (2-39)).[256H17, 257H 4, 258H60] The fluctuation of drain current can be then expressed in 
terms of Ids and VFB if eff is assumed to be independent of the insulator charges,  
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By accounting for the symmetric role of Vgs and VFB (referring to Eq. (2-38)) in the charge con-
servation equations,  
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where SVFB is the flat band voltage spectra density associated with the interface charge fluctua-
tions of spectral density per unit area (SQox).[ 259H17, 260H36, 261H54, 262H 0] Further in detail discussions about 
the meaning of SVFB and SVgs will be presented next section. To derive SVFB theoretically, first 
SQox is defined by combination with the GR noise model only considering for the case of single 
trap (see Eqs (2-33) and (2-35)), 
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where Nox and 
2
oxN are the number of fluctuating oxide charges and that of variance, re-
spectively.[263H 6] The variance 
2
oxN  can be obtained by taking into account for the probability 
(ft, already defined GR noise section), 
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2
EfEfN ttox   (2-49). 
To get a total PSD arisen from all traps in the oxide, we can simply make an integration with a 
density of traps Nt(x,y,z,E) in volume and energy. Moreover, the product of ft(E)(1-ft(E)) can 
be approximated by -kBT dft(E)/dE near the quasi-Fermi level and Nt is considered as a uni-
form over the gate area. Then it can be reduced as, 
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 (2-50), 
where Nt is the volume traps density in the oxide at the quasi-Fermi level, EC and EV are the 
conduction and valence band edge respectively.[ 264H36, 265H 9] Since the basic mechanism of this 
model is that the drain current fluctuations is mainly attributed to the dynamic trapping and de-
trapping of the inversion charges under the gate oxide, the tunneling process can be further ap-
plied to Eq. (2-50).[266H17, 267H36, 268H59] The trapping time constant tunnel is given for electron tunneling 
from the channel surface (z=0) to a trap located at a distance (z) in oxide layer as, 
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where 0 and the tunneling length  are often taken about 10
-10
s and 10
-8
cm for silicon-oxide 
system, respectively.[ 269H36, 270H59] Based on the Wentzel-Kramers-Brillouin theory,  can be precise-
ly predicted as following form, 
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where h is Plank’s constant, m* is effective mass of electron, B is the tunneling barrier height 
respectively.[271H36, 272H59, 273H61] Finally, SVFB is expressed through Eqs (2-48) and (2-50)(2-51),  
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Additionally, to automatically determine which model is adequate to interpret LFN characteris-
tics between HMF or CNF, the drain current normalized SI also can be written as by combina-
tion with Eqs (2-47) and (2-53), 
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Compared to Eq. (2-45) in HMF, CNF model is clearly proportional to (gm/Ids)
2
 from weak to 
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strong inversion region by definition as presented in Fig. 2-21.[ 274H17, 275H18, 276H 0]  
 
Moreover, SVFB actually in Eq. (2-54) is equivalent to SVgs, however, it is noted by au-
thors in reference [277H14] that ‘Ids in Eq. (2-46) is both induced by inversion charge fluctuations 
and by mobility fluctuations due the explicit dependence of the mobility on the inversion 
charge’.[278H14, 279H18] To be accounting for this fact, the carrier number with correlated mobility fluc-
tuation model was proposed by G. Ghibaudo in 1991.[280H17] 
2.5.3 Carrier number and correlated mobility fluctuation model 
An improve analysis of LFN in MOS transistors based on CNF model was proposed by 
considering that Qox may induce a fluctuation of the scattering rate and, therefore, eff in the 
inversion layer.[281H 7] The drain current fluctuation then can be defined as, 
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where eff is taken from general mobility low (eff
-1
=CQox+0
-1
), C is the Coulomb scattering 
coefficient.[282H17] Thus, the current fluctuations can be derived from Eq. (2-55), 
oxeffdsCFBmds QIVgI    (2-56). 
The sign of mobility can be decided upon the type of charge trap, negative for acceptor-like or 
positive for donor-like traps. Based on Eq. (2-56), the drain current normalized SI then be de-
rived as, 
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It is clear that if C is closed to zero and thus independent of Qox, the equivalent input gate volt-
 
Figure 2-21 Drain current normalized PSD as a function of Ids for (a) P-channel (HMF model) and (b) 
N-channel (CNF model) MOS device. [18] 
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age PSD is equal to SVFB. It is the same expression of CNF in Eq. (2-54). On the contrary, if C 
has a high enough, for instance C10
4
, the slope of the drain current normalized PSD can be 
varied at strong inversion as displayed in Fig. 2-22.[ 283H17, 284H36]  
 
20B .6 Conclusion 
As the size of device is miniaturized, both physical device modeling and parameter ex-
traction become more and more important to provide feedback device information for a per-
formance optimization. To avoid a high risk arisen from heavy fitting procedures, the long 
channel MOSFET model is in fact used in here for general parameter extraction. Based on basic 
MOS transistor model, various electrical device parameter extraction methodologies are inves-
tigated in terms of Vth, fe, and Rsd etc. Details of YFM are also studied as well. Device charac-
terization methods based the split C-V technique are presented here to evaluate Cox, ND and the 
position of VFB, respectively. Furthermore, representative LFN models such as HMF, CNF, and 
CNF-CMF are theoretically discussed.  
 
 
 
 
Figure 2-22 Theoretical variation of the Ids normalized PSD in the case of C0 and C10
4
Vs/C, re-
spectively.[17] 
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Chapter 3 Abstract 
In this chapter, in order to account for the random aspects and percolation phe-
nomena in two-dimensional (2D) conducting nanowire random network, a numerical 
percolation simulation methodology based on modified Floyd’s algorism is presented to 
find out optimal paths. Besides, to calculate the total resistance, linear and non-linear 
behaviors of a complex 2D random network, a hybrid methodology with SPICE simula-
tor is also introduced. 
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21B3.1 Introduction 
Two dimensional (2D) random network thin film transistors (TFTs) have been proposed 
with the aim of a simple fabrication method and an averaging out the wide device differences 
arisen from the divergence of the electrical properties of pristine 1D nano-structure.[285H1-6] Alt-
hough this approach has overwhelming advantages such as high reproducibility and reliability 
as a promising candidate for large-scaled, inexpensive, transparent, and flexible electronics, 
there are urgent needs for better understanding of carrier transport in a random network.[286H1-4, 287H6-
8] Especially, except for perfectly aligned case, the percolation dominant carrier transport phe-
nomenon has to be accounted for electrical parameter evaluation as displayed in Fig. 3-1.[ 288H9, 289H10] 
To this end, Flody’s algorism[ 290H11] based the numerical percolation simulation methodology for 
1D conducting nanowires random network will be presented in this section by combination 
with SPICE simulator for practical application.[291H , 292H10, 293H12] 
 
22B3.2 Percolation Theory 
 The concept of percolation in polymerization and gel-formation was statistically stud-
ied by Flory and Stockmayer in 1941-1943.[294H13-15] After Broadbent and Hammersley used the 
terminology ‘percolation process’ in 1957 for the first time, when they explained the influence 
of random aspect on a fluidic system through disordered porous materials.[295H16] Further, theoret-
ical developments were dramatically carried out to give a better understanding about ‘percola-
tion theory’ by Domb,[ 296H17] Wilson,[297H18, 298H19] Fisher and Kadanoff,[299H 0-22] and Madelbrot.[300H23-25] 
However, there are many questions still remained to be explained. 
 
Figure 3-1 A representative numerical percolation simulation result for comparison between 
Lmask=2μm and Lmask=10μm with fixed Wmask=5μm with the fixed nanowire density (NW=20/μm
2
) in 
random network system.[9] 
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 Generally, a percolation model can be defined as a collection of points distributed in 
space, certain pairs of which are said to be adjacent or linked.[301H26] There is a simple example to 
presenting percolation theory, which are dealing with conducting discs as shown in Fig. 3-2. 
Each disc is distributed as a conducting disc (black) with a probability (p) or non-conducting 
disc (white) with a probability (1-p), and each event happens independently. With a given p, the 
probability making a conducting path from top-to-bottom or left-to-right is determined. With a 
small value of p, a conducting disc percolation path must be rarely happened. However, a con-
ducting disc percolation probability will be increased as p is close to one. 
In figure 3-3, there is another example to explain a percolation phenomenon in a two 
dimensional (2D) system. With a similar trend, the cluster percolating probability is increased 
as a occupancy probability (p) is increased, ultimately close to one when p is above 0.59.[302H 7] 
Thus, there must be a critical probability (pc) in a percolation system, i.e. the conducting perco-
lation probability is always zero below pc or 1 above pc.[303H26] Particularly, in a quasi-2D con-
ducting random network system, it might be sensitively depending on a size, a density, an ori-
entation of conducting wires, and a dimension of medium. Thereby, aforementioned parameters 
will be very important for the device optimization.[304H2, 305H4, 306H9, 307H12] Additionally, the total conductiv-
ity and the transmittance of a conducting wire sheet can be further expected by employing the 
percolation theory.  
In the next section, especially, to account for the random aspects and percolation phe-
nomena in a quasi-2D random network of conducting wires, a simulation methodology will be 
introduced based on the generation of sets of random arrays followed, for each of them, by the 
identification of the optimal current paths and their conversion into an equivalent circuit, for 
SPICE simulation of the I-V characteristics. 
 
Figure 3-2 Mixture of conducting (black disc) and non-conducting (white disc) grains.[26] 
Chapter 3 Numerical percolation simulation with SPICE simulator 
56 
 
23B .3 Numerical Percolation Simulation with Floyd’s Algorism 
 
A numerical percolation simulation methodology is developed to analyze percolation 
effects in 2D random networks of homogeneous conducting wires (CWs). The methodology 
can be extended further to heterogeneous system. For example, the proportion of metallic and 
semiconducting carbon nanotubes (CNTs) can be modulated if it is needed.[308H12] In this simula-
tion, however, a 2D random network system of conducting wires (RN-CWs) (black lines in 
 
Figure 3-4 A representative realized array set of a 2D RN-CWs with Lmask=Wmask=3m with 
CW=10/m
2
.[10] 
 
Figure 3-3 Percolation in square lattice with system size LL=150150. Occupation probability (a) 
p=0.45, (b) 0.55, (c) 0.59, (d) 0.65, and (e) 0.75, respectively. From p=0.59, the cluster which perco-
lates from top-to-bottom is observed.[27] 
Chapter 3 Numerical percolation simulation with SPICE simulator 
57 
Fig.3-4) is considered for the aim of simplification. To realize it in a finite 2D system 
(LmaskWmask; Lmask and Wmask are active channel mask length and width, respectively), random 
array sets of center positions (xi, yi) and angles to the horizontal axis (i, from - to ) are gen-
erated with a given value of a density of CWs (CW) and the fixed length of CW 
(LCW=1μm).[309H10] An example is shown in Fig. 3-4. This method has many advantages for perco-
lation characterizations in terms of the position, the length distribution, and the degree of 
alignment of one-dimensional CWs.[310H 2] The intersection points (brown circles in Fig. 3-4), 
which represent junctions between CWs, as well as the distance ld between adjacent junctions, 
were then calculated by adjacent matrix technique. Based on matrix information, we can esti-
mate connectivity and optimal path(s) from source electrode (S, left) to drain electrode (D, 
right) (blue dotted lines in Fig. 3-4) by using modified Floyd’s algorithm considering ld from i
th
 
to j
th
 CW. To explain this in detail, let us visit each process step by step as shown in Fig. 3-5. 
 
1) Generation of a random array set can be accomplished by constructing a pa-
rameter list for each segment, for instance, (xi, yi, li, i) for i
th
 segment.  
2) CWs realization can be completed by defining the two edges of CW accounting 
for (xi, yi, li, i) list. 
3) Junction calculation between CWs can be then calculated by the iteration of sim-
ple linear algebra. The exact solutions have to exist for all lines e.g. CWs provided 
that any two different CWs are not parallel and the solution is located in CW itself. 
To precisely determine it, the boundary condition should be precisely examined by 
the fact that the obtained intersection point is in the ranges of both line segments. 
Now, all the matrix information regarding generated CWs in the simulation such as xi 
and yi coordinates for i
th
 CWs, the two edge points of i
th
 CWs, the junction coordinates between 
 
Figure 3-5 One example (Lmask=Wmask=3m with CW=10/m
2
) of (a) generation of a random array 
set of center position (xi, yi), (b) CWs realization based on (xi, yi, li, i), and (c) junction calculation. 
(brown circles)  
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any CWs if they met together is obtained. Hence, it is ready to consider the percolation path 
probability calculation from light-to-left or top-to-bottom or vice versa depending on user’s 
configuration.[311H27, 312H 8]  
 
To this end efficiently, a proper mathematical algorism is needed since computational 
time and power is exponentially overloaded when the number of CW is increased. For this rea-
son, the modified Flody’s algorism is employed in here since it enables to reduce the computa-
tional complexity from (n-1)! to n
3
, where n is the vertex of adjacent CWs.[313H 1, 314H28] Indeed, this 
algorism is designed to solve the least-expensive paths (or shortest paths) among all possible 
ways with accounting for all junctions in a weighted graph. One simple example is displayed in 
Fig. 3-6 for better understanding. The term of ‘weight’ in here means the length between two 
points. For instance, the distance from point 1 to point 4 can be written in W(1, 4)=3 as seen in 
Fig. 3-6(c), however, if there is no direct path from i to j index in the weighted graph in Fig. 3-
6(a), an infinite value is located in the W matrix cell.[315H28] Besides, the matrix P is also included 
to have the junction information of the shortest pathways as presented in Fig. 3-6(b), defined as 
below expression,[316H 1, 317H28] 




path)shortest   theof existsjunction  (no 0
path)shortest   theof existsjunction  oneleast (at max
    
 index 
Pmatrix  
 
Figure 3-6 One simple example of (a) weighted graph, corresponding (b) P, (c) W, and (d) D matrix, 
respectively. 
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Taking into account for P and W information, the least-expensive cost matrix D (in this 
case the shortest distance matrix) from i (rows) to j (columns) can be obtained. For example, in 
case of D(2, 1), there is no direct path but there is indirect path, referred to P(2, 1)=4. Accord-
ingly, the shortest path sequence indeed must be (2, 3, 4, 1) since there is again no direct con-
nection from point 2 to 4 but there is P(2, 4)=3. Hence, the shortest path distance D(2,1)=5 
must be the total sum of W(2, 3), W(3,4), and W(4,1).  
 
Based on such matrix information of RN-CWs, we can now determine the percolation 
connectivity and estimate the shortest path and/or less resistive path, namely optimal path(s) 
from S to D (red lines in Fig. 3-7(a)), by using an aforementioned modified Floyd’s algorithm 
with account for the number of junction (Njc), the conducting path resistance (Rpath), and the 
total length of a single conduction path (Lpath) from the i
th
 to the j
th
 CW connected to S and D, 
respectively (see the blue dotted lines in Fig. 3-7(a)). To have a percolation probability (Pp), we 
further assumed that generated CWs have a different resistance depending on their effective 
contribution to the conduction channel length ld along Lpath. There is a theoretical model of CNT 
for this resistance, simply defined as RCW(ld)=(4q
2
/h)
-1
(1+ld/CW) in the high gate bias regime, 
where h and CW are the Planck constant and mean free path of CNT as a reference value, re-
spectively.[318H29] Moreover, all junction resistances Rjc are assumed to be identical with a median 
 
Figure 3-7 (a) Optimal pathways from S to D in a test set of Fig. 3-5, and corresponding (b) P, (c) W, 
and (d) D matrix, respectively. 
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value taken from previous experimental results obtained between semiconducting CNTs, 
Rjc=(0.01q
2
/h)
-1
.[319H 0] By this manner, Pp was repeatedly computed in terms of Lmask, Wmask, and 
CW in 2D finite system, as plotted in Fig. 3-8. The results were well fitted with the modified 
error function (erf) defined as follows, 
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where th and C is the percolation threshold and  2  respectively, where  is the standard 
deviation of distribution density. Results clearly indicate that the percolation process is follow-
ing a standard Gaussian distribution and that there is a much stronger dependency on Wmask 
than Lmask. 
 
For further practical applications, we employed SPICE simulator to calculate the total 
resistance and even the full range of linear and non-linear FET characteristics of 2D random 
network systems, depending on user-defined models and application-defined criteria. 
24B3.4 SPICE (simulation program with integrated circuit emphasis) 
Simulation 
 
Figure 3-8 Percolation probability (Pp) variation with CW as a function of Lmask for fixed 
Wmask=2m, and (b) corresponding erf fitting parameters. Figs (c) and (d) are the same figure as a 
function of Wmask with fixed Lmask=2m.[10] 
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SPICE simulator developed at the University of California Berkeley in 1971 has been 
employed for complex circuit analysis including active and passive devices for various purpos-
es of users.[320H12, 321H 1, 322H 2] To verify the circuit or transistor performance, it is highly required to 
simulate the designed circuit before device fabrication since it is very easy to access and a pow-
erful tool to find a solution. 
Therefore, in order to take advantage of these virtues, numerically generated sets of 
RN-CWs should be converted to a netlist for SPICE simulator. (In here, Cadence P-spice com-
mercial simulator is employed) As an example, a test set of RN-CWs was generated and its cor-
responding electrical equivalent circuit was designed to prove the validity of their netlist as pre-
sented in Figs 3-9 (a) and (b). P-spice simulation results processed by both netlists show a per-
fect agreement as seen in Fig. 3-9(c). Accordingly, it enables to further extend the versatility of 
this simulator tool, such as calculation of the total resistance and even the full range of linear 
and non-linear FET characteristics of 2D random network systems, depending on user-defined 
models and application-defined criteria. To demonstrate this, typical Ids(Vgs) and Ids(Vds) FET 
characteristics, simulated for the generated RN-CWs (Lmask=Wmask=3μm) are also plotted in 
Figs 3-10(a) and (b) for different values of CNT. The linear and non-linear behaviors of test sets 
of RN-CWs are successfully monitored 
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Figure 3-9. (a) A numerically simulated test set of RN-CWs and corresponding electrical equivalent 
circuit for P-spice simulator, respectively. (b) Comparison netlists generated by the percolation simu-
lation tool and P-spice simulator, respectively. (c) P-spice simulation results obtained from each 
netlist. 
 
Figure 3-10. SPICE simulation results of output characteristics Ids(Vds) and transfer curve Ids(Vgs) 
curves depending on different CW (Lmask=Wmask=3μm)  
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25B3.5 Conclusion 
We introduced a methodology to simulate 2D random networks of CNTs and, by com-
bination with SPICE simulation, to simulate their electrical properties. This methodology was 
demonstrated with various geometry factors. Percolation probability was simulated and its de-
pendence to CW was well-fitted with an error function. Moreover, to find out the optimal cur-
rent paths into complex connectivity patterns, we accounted for a detailed electrical model in-
cluding the resistivity of each conductive segment in each path, number of junctions, junctions 
and contact resistances (with parameters ld, Njc, Rjc and the series resistance Rsd). Finally, to ex-
tend usability and accessibility, a SPICE simulator was employed. To do this, test sets of RN-
CWs were converted into their equivalent electrical circuits and simulated. This methodology is 
versatile and can be used for 2D random network systems based on conducting NWs, CNTs, 
nano-fibers and composites, for many electronic applications such as thin film transistors, 
bio/gas sensors and transparent electrodes. Given an equivalent model for the elementary 
nanostructure involved in the network, our methodology permits an electrical study of random 
networks of such nanostructures which can be directly applied for practical application. 
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Chapter 4 Abstract 
This chapter presents the low-temperature characteristics of flat-band (VFB) and 
low-field mobility in accumulation regime (0_acc) of junctionless transistors (JLTs). To 
this end, split capacitance-to-voltage (CV), dual gate coupling and low-temperature 
measurements were carried out to systematically investigate VFB, the gate oxide capaci-
tance per unit area Cox and the doping concentration ND, respectively. With account for 
the position of VFB and the charge based analytical model of JLTs, bulk mobility (B) 
and 0_acc were separately extracted in volume and surface conduction regime, respec-
tively. Finally, the role of neutral scattering defects was found the most limiting factor 
concerning the degradation of B and 0_acc with gate length in planar and tri-gate 
nanowire JLTs. 
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26B4.1 Introduction 
Junctionless transistors (JLTs) recently gained much interest as a promising candidate 
device due to its figure of merits over improved short-channel operation such as reduced 
threshold voltage (Vth) roll-off and drain induced barrier lowering (DIBL).[ 324H1, 325H ] For instance, 
recently scaled tri-gate nanowire JLTs down to 13nm gate length (Lm) were successfully 
demonstrated with overall good electrical performances.[326H ] Moreover, in contrast with the in-
version-mode (IM) transistors, the majority carriers can carry the current, and an ultra sharp p-n 
junction between silicon channel and source(S)/drain(D) is no more required because it consists 
of the constant doping concentration from S to D, i.e., n
+
(S)-n
+
(silicon channel)-n
+
(D). As a 
result, the cost of device fabrication and the complexity of process can be much reduced com-
pared to IM transistors. However, to successfully realize this junctionless gated resistor as a 
next generation device to replace IM transistors, a high doping concentration (ND for N-type 
and NA for P-type, respectively) with a good doping uniformity over silicon channel and S/D 
region are needed to get a desired current level to be employed in practical applications. More-
over, narrow and shallow silicon film thickness (tsi) is also required as well to turn this device 
fully off.[327H1] 
 
In operation principle of JLTs, three conduction regions can be defined with respect to 
the top gate voltage (Vtg), 1) full depletion region (VtgVth), 2) partially depleted region 
(VthVtgVFB), and 3) accumulation region (VFBVtg) respectively, where VFB is the flat-band 
voltage. Particularly, the conduction channel of JLTs in the partially depleted region is the main 
conduction regime and it is created from the center of neutral silicon body.(See Fig. 4-1) In ad-
 
Figure 4-1 Comparison of conduction mode of advance MOS transistors (Left: Inversion mode, Mid-
dle: Accumulation mode, Right: Junctionless mode) 
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dition, when the whole silicon channel is fully opened at VFB condition, the majority carriers 
can flow through the entire neutral silicon volume with the released surface effects such as sur-
face roughness scattering and high gate field to the channel, since the carriers are subjected to 
the zero perpendicular field.[328H1] Even though JLTs operated in volume conduction, it cannot ful-
ly prevent the low frequency noise sources stemming from carrier trapping-detrapping in slow 
traps located in the gate dielectric,[329H4, 330H5] these aforementioned features in principle can be re-
garded as strong advantages of JLTs for high-speed circuit and low-noise applications compared 
to IM transistors. Besides, if Vtg regime is larger than VFB, the majority carriers will be accumu-
lated below the surface of the front gate dielectrics, i.e., similarly to accumulation mode fully 
depleted silicon on insulator (FD-SOI). Therefore, various electrical basic parameters such as 
Vth, VFB, and ND or NA must be important to evaluate the performances of JLTs, especially for 
the carrier mobility depending on their conduction region. 
Focusing on the temperature characteristics of JLTs, although many low- and high-
temperature specific properties of JLTs were already studied, the temperature and dual gate (top 
and bottom) coupling dependence of low-field mobility (0), Vth and VFB were not fully investi-
gated yet.[331H6-10] In particular, it should be noted that the extraction of 0 of heavily doped JLTs 
in accumulation region by employing the Y-Function method (YFM) might be difficult. It is 
because that the effective contribution of volume conduction to the drain current is increased as 
the target doping concentration is increased, resulting in insufficient fitting range to determine 
the second linear slope of YFM.[332H11, 333H12] Moreover, field-effect mobility (fe) obtained from the 
maximum value of the transconductance (gm) was also risky if one wants to use the oxide ca-
pacitance per unit area (Cox) when the position of Vtg corresponding to the maximum value of 
gm(Vtg) was located in below VFB. 
In this chapter, to precisely analyze the fundamental device parameters such as VFB, ND, 
a capacitance equivalent thickness (CET), and Cox, split capacitance-to-voltage (CV) measure-
ment was carried out by analyzing the result of gate-to-channel capacitance (Cgc). Top and bot-
tom dual gate coupling measurement under low-temperature also performed to identify the po-
sition of VFB as function of gate length Lm. Based on the position of VFB, the bulk channel mo-
bility (B), and the low-field mobility in accumulation regime (0_acc) were separately deter-
mined by taking into account for the charge based analytic model and YFM, respectively. 
Moreover, to have a better understanding about a scattering mechanism concerning the degra-
dation of 0_acc in short channel device (below Lm=100nm), a quantitative mobility analysis and 
the temperature dependence of subthreshold-swing (SS), and series contact resistance at VFB 
(Rsd_FB) are presented.  
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27B4.2 Device Fabrication Process and Electrical Measurement Condi-
tions 
Fabrication of JLTs: For this study, various channel geometry of N-type devices were 
fabricated at CEA-LETI on (100) SOI wafers on 145nm thick buried oxide (BOX) with 
high-/metal gate stack. After thinning of silicon body, tsi was measured about 9nm by a scan-
ning electron microscope (SEM) and a high resolution transmission electron microscope 
(HRTEM) images. (See Figs 4-2(a) and (b)) The targeted phosphorous doping concentration for 
N-type JLTs was 451019 cm-3, which is much heavily doped device compared to previously 
studied in JLTs.[334H5, 335H10, 336H12, 337H13] With properly chosen implant energy and dose, implantation was 
performed to the entire silicon body to have a uniform doping concentration. Moreover, addi-
tional doping implantation was carried out between silicon channel and S/D to construct S/D 
extension region for the enhancement of the contact property by reducing a channel access re-
sistance. The gate stack composes of silicon oxide (SiO2), HfSiON, TiN, and polysilicon layers 
with the equivalent oxide thickness (EOT1.3nm). Three-dimensional device structure and on-
mask splits (Lm and mask width (Wm)) are displayed in Figs 4-3(a) and (b), respectively. 
 
Electrical Characterizations: The IV current-to-voltage characteristic depending on 
Vtg and bottom gate potential (Vbg) under low-temperature ranging from 77K to 350K were 
measured from HP 4156a at fixed drain voltage Vds=50mV for varied Lm and Wm. In the split 
CV technique, Cgc(Vtg) characteristics were obtained by connecting top gate electrode to the 
“high” terminal with AC small signal amplitude (=50mV) at 500kHz and both S and D elec-
trodes to the “low” terminal by using 4294a while Vbg varied from -30V to 30V.[338H14] 
 
Figure 4-2 Representative (a) TEM and (b) SEM images of cross-sectional tri-gate nanowire JLTs.[3] 
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28B4.3 Experimental Results and Discussion 
4.3.1 Split Capacitance-to-Voltage Characteristics of JLTs 
To have a fundamental but critical information based on CV characteristics such as VFB, 
ND, and CET, Cgc(Vtg) measurement for N-type planar JLTs was performed for a precise device 
performance evaluation at room temperature. So far, many methods were employed to extract 
such above stated parameters for bulk silicon, IM, and FD-SOI transistors by measuring the CV 
curves from depletion to accumulation and/or inversion, and extracting VFB, CET, and doping 
concentration using Maserjian’s function.[339H15-17] Before deeper analysis of JLTs under low-
temperature, a brief discussion and confirmation of above mentioned parameters should be es-
sentially addressed by comparing CV results depending on different methods. 
4.3.1.1 Cox, CET, mask channel length and width reduction (Lm and Wm) extraction 
Typical Cgc_max(Vtg) curves of planar JLTs (Lm=150nm to 11m with Wm=10m) after 
elimination of parasitic capacitances taken at the minimum Cgc(Vtg) are plotted in Fig. 4-4(a). 
Two humps can clearly be seen, indicating the distinct formation of bulk and surface conduc-
tion channel, respectively. To get the reduction of channel length (Lm) by assuming that Cox 
(=0r/tox, where tox is the oxide thickness, 0 and r are the vacuum and the relative permittivity, 
respectively) should be constant, the linear relationship between Cgc_max and Lm is considered in 
this study. As displayed in Fig. 4-4(b), Lm42nm for long channel (150nmLm11m) and 
Lm8nm for short channel (30nmLm100nm) were simply computed by the linear extrapola-
 
Figure 4-3 (a) Simplified three-dimensional device structure and (b) on-mask splits (Lm and Wm) for 
planar and nanowire(NW) shape of JLTs with a representative SEM (Scanning Electron Microscope) 
image of NW JLT 
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tion method, respectively. It is not shown in here though, the reduction of channel width Wm 
(70.4nm, TEM measured mean value is around 65.7nm) was also found from Wm splits. Be-
sides, CET (1.69nm by assuming that tox is uniform over silicon channel) and Cox 
(2.05F/cm2) were also estimated based on the effective Leff (=Lm-Lm) and Weff (=Wm+2tsi-
Wm) as well. This is the most classic and popular approach in IM and FD-SOI transistors. But 
there is a possibility for overestimation of tox when it is ultrathin.[340H16, 341H 8] Hence, to avoid this 
undesired situation, the improved methods were employed, i.e., the y-axis intercept extrapola-
tion by plotting 1/Cgc_eff(Vtg) vs. 1/(Vtg-VFB), where Cgc_eff (=Cgc_max/WeffLeff) is Cgc_max per unit 
area. 
 
4.3.1.2 Improved methodology for Cox, CET, ND and NA evaluation in ultra thin body 
In accumulation region of JLTs, Cgc_eff(Vtg) can be described by simply two capacitors 
in series, namely, Cox and Csc (semiconductor capacitor per unit area). The relation between all 
capacitance values can be simply expressed as, 
n
FBtgoxscoxtgeffgc VVCCCVC )(
111
)(
1
_ 


  (4-1), 
where  is a constant and n is an exponent depending on the accumulation layer carrier statis-
tics.[342H16, 343H18] Although the exponent n should be carefully chosen with respect to the system of 
carrier statistics, here n=1 was used as for Boltzmann’s statistics, since it provides a safe fitting 
range to get a linear line in such planar type of Cgc_eff(Vtg). With aforementioned considerations, 
Cox can be extracted from the y-axis intercept of Eq. (4-1). Besides, the below theoretical equa-
tion was considered to determine VFB in advance as an initial trial,  
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Figure 4-4 (a) Representative Cgc_max(Vtg) curves for N-type JLTs (Lm=150nm to 11m with fixed 
Wm=10m). (b) Cgc_max versus and Lm for extraction of Lm (42nm). (Inset: Same data procedures in 
short channel JLTs (Lm100nm) for Lm (8nm) evaluation). 
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where M, , Eg, kB, T, q, and ni denote the work function of gate metal, the electron affinity, 
the Boltzmann constant, the absolute temperature, the electron unit-charge, and the intrinsic 
carrier concentration, respectively.[344H12, 345H19] Calculated VFB values are ranging from 0.57 to 0.58 
(V). As displayed in Fig. 4-5(a), it clearly shows a good linearity and well fitted by Eq. (4-1) at 
very high Vtg regime (fully accumulated regime). 1/Cgc_eff behaviors and the extracted 1/Cox val-
ues almost seem to be similar to each other regardless of Vbg in accumulation region. Based on 
these findings, Cox and corresponding CET were found and it was approximately overestimated 
0.2nm as expected from previous section. This overestimation could be interpreted by the fact 
that Vtg ranged used for Cgc(Vtg) was not sufficient to get a full formation of accumulation layer 
at front-interface. Indeed, the second plateau in Fig. 4-4(a) can be seen but not very clearly. 
Hence, to overcome the maximum Vtg range limited by the breakdown voltage of the gate die-
lectrics, 1/Cgc_eff method can be considered as an improved method compared to the typical 
maximum Cgc_max calculation for a precise evaluation of Cox, especially for such heavily doped 
devices.  
 
Further, 1/Cgc_eff
2
 (see Fig. 4-5(b)) technique was employed to determine VFB and ND in 
partially depletion region with Cox evaluated by Eq. (4-1).[346H18] It is defined as below expression, 
 
Figure 4-5 (a) 1/Cgc_eff of N-type JLTs (Lm=11m with Wm=10m) with respect to Vbg (-30V to 30V) 
for Cox and corresponding CET extraction in high Vtg regime. (b) 1/Cgc_eff
2
-1/Cox
2
 of N-type of JLTs 
for VFB evaluation in partially depleted region (c) ND based on Eq. (4-4) (left axis) and dCgc_eff/dVtg 
(right axis) curves of N-type of JLTs. (d) ns versus Vtg curves for ND estimation with account for the 
position of VFB. 
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where si is the permittivity of silicon. To decide a proper fitting range, Vbg from -30V to 30V 
was applied. When Vbg is increased (positive direction), the partially depleted regime is extend-
ed as plotted in Fig. 4-5(b). As a result, it is possible to set a fitting range and determine the 
position of VFB (0.58(V)) without difficulties. The extracted VFB is quite consistent with theo-
retical value and all curves are merged together after using actualized VFB values regardless of 
Vbg condition. From the linear slope of 1/Cgc_eff
2
, ND was easily obtained. However, to reduce 
errors originated from fitting process, Eq. (4-3) was differentiated as below, 
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This expression, consequently, is the same as Maserjian’s function after rearrangement 
of differentiation term in Eq. (4-4). By this way, ND was simply determined without reliance of 
VFB and Cox in partially depleted region as presented in Fig. 4-5(c). It should be noted that such 
values should be chosen on the plateau of plots. Moreover, with a small geometry and/or with a 
low channel doping concentration, it is sometimes difficult to find it. Therefore, to select the 
extraction position for ND appropriately, another technique was used to localize Vth and VFB, the 
derivative of Cgc_eff (dCgc_eff/dVtg). As presented in Fig. 4-5(c) with the right y-axis, two peaks 
are clearly appeared in dCgc_eff/dVtg when Vtg is increased from negative to positive. The first 
peak (left side) represents Vth, the turn-on voltage from the full depletion to the partially deple-
tion region and the latter one (right side) indicates VFB, respectively. In Vtg range between Vth 
and VFB, ND (1.810
19
 cm
-3
) was properly determined, approximately 40 of the targeted 
channel doping concentration (451019 cm-3). This tendency shows a similar trend of the pre-
vious results extracted from lower doping concentration.[347H12] Alternatively, the channel doping 
concentration can be also estimated by using the sheet carrier density (ns= [Cgc_eff(Vtg)/q]dVtg) 
and tsi at the position of VFB (selected from 1/Cgc_eff
2
 results) when Vbg=0V as displayed in Fig. 
4-5(d). This figure well indicates accumulation/depletion charges induced by Vbg In addition, 
the results were quite comparable to those extracted from Maserjian’s function. The tiny differ-
ences might be attributed to errors originated from the used values of VFB and/or tsi. 
Finally, all parameters which handled in this section were summarized in Table 4-1 de-
pending on the used method. Whole analyzing procedures clearly indicates that CV characteris-
tics based on Cgc(Vtg), Cgc_eff
-1
, Cgc_eff
-2
 including Maserjian’s function can provide useful infor-
mation and it proves the qualification of Cox, Lm, Wm, VFB, and ND for the further electrical 
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parameter evaluation. 
 
4.3.2 Low temperature I-V characteristics 
In this section, Wm=10m planar and 80nm tri-gate nanowire N-type JLTs are only 
considered. Drain current (Ids) as a function of Vtg at Vds=50mV for short channel (Lm100nm) 
devices was measured under low-temperature varied from 77K to 350K. Figures 4-6(a) and (b) 
show the obtained representative linear and log-scaled Ids(Vtg) of Lm=30nm and 100nm with 
Wm=10m, respectively. Interestingly, the temperature (T) independent points, namely, the “ze-
ro-temperature-coefficient” (ZTC),[348H20] were observed in all devices as presented in inset of Fig. 
4-6(b). It seems to be contrary to the previously reported N-type nanowire JLTs, however, it 
can be mainly explained by the higher temperature dependence of Vth, TVth  /  =-1.63mV/K 
than that of presented devices ( TVth  / =-0.5mV/K, see Fig. 4-8(a)).[349H6, 350H8] In general, ZTC is 
closely related with the temperature dependence of Vth and the carrier mobility, i.e., ZTC can 
be found when these two factors are increased while T is decreased. This is the case (see Figs 
4-8(a) and 4-10(b) for the temperature dependence of Vth and the carrier mobility, respectively). 
In addition, ZTC depending on Vbg is also measured as displayed in inset of Fig. 4-6(b). Espe-
cially, the point of ZTC is quite similar regardless of Lm at Vbg=-30V. If these features were 
exploited with appropriate dual-gate conditions, it can be utilized for the temperature independ-
ent current source/voltage sources. Further dual-gate characteristics of JLTs are presented in the 
section. 4.3.3. 
 
Table 4-1 Summarized table of evaluated parameters, Cox, CET, VFB, and ND depending on different 
method. (Underlined values will be used for further electrical parameter evaluation) 
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To investigate the temperature dependence of Vth and VFB, the derivative of gm method 
(dgm/dVtg) was used in this study.[ 351H 2, 352H19] For instance, according to the Ref. [353H12], this method 
can provide relevant information about Vth and VFB, and even more accurately than other meth-
ods such as the linear extrapolation of Ids(Vtg) and YFM in this specific case. In principle, it is 
noted that YFM can provide various electrical parameters such as 0 and Vth without series re-
sistance Rsd effects.[354H11, 355H14] However, in the case of such heavily doped JLTs, it is difficult to 
reach the range of Vtg where the deep accumulation slope can be extracted reliably. This is why 
the classical method was employed alternatively to define the position of Vth. Therefore, it 
should be kept in mind afterwards that Vth extracted from dgm/dVtg method can be influenced 
by Rsd. In the case of Lm=30nm as plotted in Fig. 4-6(c), the only one peak which are represent-
ing Vth (Vth_dgm) can be observed regardless of T. However, in the case of Lm=100nm, the se-
cond peak of dgm/dVtg, which indicates the position of VFB_dgm (0.5V at 77K) in Fig. 4-6(d) at 
very low-temperature condition, is clearly confirmed. This difference can be mainly attributed 
to the relative large contribution of Rsd influence to the carrier conduction in very short channel 
JLTs. In principle, two peaks in dgm/dVtg should be observed in JLTs. However, if the degrada-
tion of gm is occurring before the position of VFB owing to several performance limiting factors 
such as Rsd, the high perpendicular gate field and surface roughness scattering, it might be hard 
to see the second humps in dgm/dVtg. Another plausible hypothesis to explain this phenomenon 
 
Figure 4-6 The representative (a) linear and (b) log scaled transfer curves in Lm=30nm and 100nm 
JLTs with varying T (77K to 350K). (Inset: ZTC versus Lm depending on Vbg) The temperature de-
pendence of gm (left axis) and dgm/dVtg (right axis) of (c) Lm=30nm and (d) Lm=100nm JLTs, respec-
tively. 
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is that S/D extension region can be very close to each other, resulting in strong neutral defect 
scattering in such short channel JLTs (less than Lm=70nm). In spite of this limitation, it is worth 
noticing that dgm/dVtg at low-temperature condition can be considered as an alternative method 
to evaluate VFB for short channel devices. With account for this tendency, the position of 
VFB_dgm depending on different T was successfully evaluated, but only for limited condition 
(Lm70nm with T150K). Hence, an improved technique was requested to systematically eval-
uate the position of Vth_dgm and VFB_dgm for wide T scope. 
4.3.3 Double gate coupling effects at low temperature 
 
Multi-gate device has been considered as an advanced structure to suppress the short 
channel effect by enhancing the electrostatic gate controllability.[356H2, 357H21] For that reason, Vtg and 
Vbg dual gate coupling measurements under low-temperature was employed to evaluate Vth_dgm 
and VFB_dgm versus T and Lm. respectively. In Fig. 4-7(a), representative transfer curves Ids(Vtg) 
of Lm=100nm at T=77K are displayed depending on Vbg applied from -30V to 30V with 5V step. 
As usual in previous section, the graphs of gm and dgm/dVtg are plotted in Fig. 4-7(b). Com-
pared to Fig. 4-6(d), the position of Vth_dgm and VFB_dgm are vividly observed with respect to Vbg, 
respectively. After determination of VFB_dgm at Vbg=30V, it is possible to define Vth_dgm depend-
ing on Lm, T and Vbg, respectively (By assuming that VFB dependence on Vbg is negligible ow-
 
Figure 4-7 (a) Various transfer curves of Lm=100nm JLT at T=77K depending on different Vbg (b) gm 
(left axis) and dgm/dVtg (right axis) curves. Same graphs at Vbg=30V with (c) T=77K and (d) T=350K 
with respect to Lm, respectively. 
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ing to the screening effect as seen in Fig. 4-7(b)). Finally, it is safely able to determine Vth_dgm 
and VFB_dgm versus T and Lm using this method over the whole temperature range, as displayed 
in Figs 4-7(c) and (d). Further VFB and Vth dependence on T and Vbg including SS will be dis-
cussed in the next section. 
4.3.4 Temperature dependence of various electrical parameters 
4.3.4.1 VFB and Vth, and subthreshold swing 
The temperature dependence of band gap energy Eg(T) and the intrinsic silicon carrier 
concentration ni(T) have been defined as,  
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where Eg0 (1.17eV), and A (4.7310
-4
eV/K) and B (651K) are fitting parameters and ni0 is 
3.871016cm-3 K-3/2, respectively.[358H22, 359H23] In addition, Vth and VFB (see Eq. (4-2)) and that of 
temperature dependence with account for the charge based analytical model of N-type JLTs in 
the Refs [360H12, 361H 9, 362H 4, 363H25] can be expressed as, 
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The temperature dependence of Vth and VFB should be equal to each other since the se-
cond term of Eq. (4-8) is only related with temperature independent components. Consequently, 
Eq. (4-8) is obtained from Eqs (4-2) and (4-5)  (4-7), and it predicts that TVth  /  might be 
in the range from -0.16mV/K to -0.36mV/K with ND evaluated from Maserjian’s function. As 
presented in Fig. 4-8(a), Vth_dgm and VFB_dgm of different Lm were found with respect to T. In ad-
dition, TVth  /  and TVFB  /  were found approximately, -0.5mV/K to -0.6mV/K, respec-
tively, except when T is below 200K. Therefore, they are falling in a similar range of that of 
theoretical value, while considering the possible influence of Rsd and the strong transverse field 
in such short channel JLTs. Moreover, this tendency is quite consistently observed in all JLTs 
depending on Vbg. The representative data set of Lm=100nm is displayed in Fig. 4-8(b). 
The temperature and Vbg dependence of SS in Lm=100nm JLTs were evaluated based 
on Ids(Vtg) curves as plotted in Figs 4-8(c) and (d). SS has been defined as below,  
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Compared to previously reported IM transistors and JLTs with less targeted ND 
(11019cm-3), SS is severely worse at Vbg=0V.[364H10] It might be due to the weaker gate control-
lability and much enhanced short channel effect than IM transistors or less doped JLTs with the 
same structure.[365H24] However, TSS  /  is almost constant and even little bit less than the the-
oretical maximum slope (=kBln(10)/q) regardless of Lm. Besides, there is a chance to improve it 
by reinforcing the gate controllability such as a multi-gate structure. For instance, SS in Fig. 4-
8(d) seems to be less temperature dependent in the dual gate mode compared to the single gate 
mode. Therefore, although highly doped JLTs can have a poor SS performance owing to re-
duced electrostatic controllability at low-temperature, they can be advantageously used for 
high-temperature applications with multi-gate structures. 
 
4.3.4.2 Bulk mobility (B) and low-field mobility (0_acc) in accumulation region 
To have the temperature dependence of 0 in JLTs without the influence of mobility 
degradation factors and Rsd, YFM ( mds gI / ) were widely used previously for mobility 
evaluation in JLTs.[366H , 367H11, 368H12] Moreover, the maximum value of gm was also exploited as it is 
directly related with fe ( gm).[ 369H8] However, there are some difficulties when applying it for 
 
Figure 4-8 (a) The temperature dependence of Vth_dgm and VFB_dgm versus Lm and (b) that of Vbg de-
pendence in Lm=100nm JLT. (c) The temperature behavior of SS at Vbg=0V with respect to Lm and (d) 
that of Vbg reliance in Lm=100nm JLT. 
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such highly doped planar JLTs which have two humps in gm originated from two different con-
duction mechanisms as previously confirmed in Figs 4-6 and 4-7. For instance, according to 
Ref. [370H12], two slopes of YFM can be clearly observed in less doped JLTs compared to such 
heavily doped JLTs (not shown in here). It is noted that if the second slope of YFM at very high 
Vtg position was not clearly determined owing to the relative large contribution of volume con-
duction to the total drain current, use of YFM should be carefully applied. This might be the 
case here. In addition, the position of Vtg corresponding to the maximum value of gm(Vtg) must 
be behind VFB if one wants to use Cox for fe calculation. Therefore, to evaluate the carrier mo-
bility depending on their conduction region with account for the charge based analytical model, 
an alternative method with account for the position of VFB was introduced. It is underlined that 
VFB is important parameter to extract the carrier mobility, namely, B in bulk conduction and 
0_acc in accumulation region, respectively.  
 
Referring to the Refs [371H , 372H 5], the current in partially depleted region (Ids_bulk) can be ex-
pressed as follows, 
FBtgdstgDB
eff
eff
bulkds VVVVHqN
L
W
I  for  ,)(_    (4-10). 
where H(Vtg) is the electrical thickness of the conduction channel (=tsi-td, td being the depletion 
layer thickness). With boundary condition of Eq. (4-10), i.e., when Vtg is equal to VFB, the 
channel should be fully opened, resulting in H(VFB)=tsi. It is noted that Ids_bulk in such region is 
not depending on Cox but ND and H(Vtg). Moreover, the effective Vds should be considered with 
account for Rsd effect to precisely evaluate B in Eq. (4-10). To this end, transfer length method 
(TLM) was used. In fact, to properly apply TLM, a specific test pattern should be needed to get 
Rsd with the aim of separating sheet channel resistance and contact resistance. However, it is 
 
Figure 4-9 (a) The temperature dependence of Rtot_FB with respect to Lm. Fitting curves (dotted lines) 
are plotted together with data (symbols). (Inset: The temperature dependence of Weff normalized 
Rsd_FB) (b) The temperature dependence of B and corresponding fitting curve with account for vari-
ous mobility fitting components (ph, C, neu, and ) 
 
Chapter 4 Flat-band voltage and low-field mobility analysis of junctionless transistors under 
low-temperature 
82 
simply employed in this trial by assuming that JLT can be operated as a gated resistor in this 
trial. Finally, the total resistance at Vtg=VFB (Rtot_FB) should have the channel resistance and 
Rsd_FB together and can be expressed by following equation, 
FBsd
siDBeff
eff
Bulkds
ds
FBtot R
tqNW
L
I
V
R _
_
_ 

   (4-11). 
By this approach, Rsd_FB and a are easily obtained from the y-axis intercept of Eq. (4-
11) and the slope, respectively. Figure 4-9(a) and inset show the Lm dependence of Rtot_FB de-
pending on T and the temperature dependence of the width normalized Rsd_FB, respectively. The 
increase of Rsd_FB with increasing T can be understood by the metallic-like behavior of resistivi-
ty in the S and D extension regions featuring high doping level.[373H26] Besides, Fig. 4-9(b) repre-
sents the temperature dependence of B extracted from the each slope. In order to study the 
scattering mechanism of B, it was fitted with empirical mobility model given by,[ 374H10, 375H27] 
    11
1
1 300 





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

 neuCphB T
T


   (4-12), 
where ph, C and neu denote the scattering parameters derived from phonon, Coulomb and 
temperature independent neutral defects scattering, respectively. All fitting parameters are dis-
played in Table 4-2 and they are well reflecting the temperature dependence of B. (see solid 
line in Fig. 4-9(b)). It clearly implies that phonon (=1) and the presence of temperature inde-
pendent neutral defects scattering in silicon and/or interface between S and D region can domi-
nantly impact the degradation of B of short channel JLTs in the whole temperature range. 
Meanwhile, a significant influence of Coulomb scattering on B is not observed in this analysis 
even at low temperature condition. It means that, although Coulomb scattering component in 
Table 4-2 looks very small compared to the others, it should be enhanced by temperature lower-
ing. A detailed explanation of the role of various scattering components will be discussed in 
next paragraph.  
Turning to the mobility analysis in accumulation region, the contribution of Ids_bulk to 
the total current was excluded by assuming that Ids_bulk is constant after VFB. Indeed, gm generat-
ed by the bulk conduction regime will be diminished after VFB. Therefore, the surface channel 
current in accumulation region (Ids_acc) is able to be determined after subtraction of Ids_bulk at the 
position of Vtg=VFB from the experimentally measured total current (Ids_mea). It is worth men-
tioning that it is hard to evaluate 0_acc with two slopes of YFM in such highly doped JLTs un-
like in less doped JLTs (Target ND; 1, 210
19
 cm
-3
).[ 376H12, 377H13] Consequently, Ids_acc, gm in accumu-
lation region (gm_acc) can be obtained, as a result, YFM will show one slope since the bulk 
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channel contribution to the total current was fully vanished. YFM in accumulation region is 
defined as, 
tgFBFBtgdsm
accm
accds
VVVVVG
g
I
YFM  for   ),(
_
_
  (4-13), 
where Gm (=0_accCox_effWeff/Leff) is the transconductance parameter.[378H11, 379H14]  
 
The representative YFM curves of Lm=100nm JLT in wide T range are illustrated in 
Fig. 4-10(a) and it clearly represents only one slope depending on T. Thanks to the usefulness 
of YFM, the temperature dependence of 0_acc with respect to different Lm can be obtained from 
each slope of Gm without any influence of Rsd. As plotted in Fig. 4-10(b) and that of inset, the 
temperature and length dependence of 0_acc is clearly confirmed, increased with decreasing T 
and considerably degraded with decreasing Lm, respectively. In addition, to investigate the scat-
tering mechanism of 0_acc, the behavior 0_acc is tried to fit depending on Lm by using Eq. (4-
12) as well. All fitting lines (see solid lines in Fig. 4-10(b)) are well representing the tempera-
ture dependence of 0_acc. Likewise, in the case B analysis, the role of phonon (1.11.3) and 
neutral defects scattering in silicon and/or interface between S/D region are significantly limit-
ing 0_acc compared to the other scattering mechanisms as seen in Fig. 4-10(c). In fact, one can 
 
Figure 4-10 (a) The temperature dependence of YFM in accumulation regime in the case of 
Lm=100nm JLT. (b) 0_acc as a function of T depending on Lm (Inset: 0_acc versus Lm with varying T) 
(c) Various mobility fitting components (ph, C, neu, and ) for 0_acc depending on Lm. (d) The rela-
tive ratio of effective neu contribution to B and 0_acc. 
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expect that Coulomb scattering might be reinforced due to such high channel doping concentra-
tion (Target ND; 4510
19
 cm
-3
). However, this mobility limitation effect is not evidently ob-
served in this case. Instead, the temperature independent neutral defects scattering, induced by 
an additional doping implantation nearby S/D region with the aim of reducing channel access 
resistance, is significantly degrading 0_acc and B even at room temperature. This explanation 
can be supported by previously reported studies for lower doping concentration of JLTs (Target 
ND=1 and 210
19
 cm
-3
) and bulk silicon channel of short channel devices.[380H10, 381H27] Hence, based 
on these facts, it is possible to conclude that the neutral defects scattering is the most limiting 
factor in such heavily doped JLTs. In addition, the effective neu contribution to B and 0_acc 
might be different depending on the location of the scattering source of neutral defects.[382H 7, 383H28] 
To see this clearly, Eq. (4-14) is introduced as below, the relative ratio between neu and B or 
0_acc depending on T, 
1
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  (4-14). 
As displayed in Fig. 4-10(d), neu is much severely limiting B as compared to 0_acc 
when approximately Lm is less than 50nm. One possible explanation is that the location of neu-
tral defects can be much closer to the bulk channel than surface conduction region in such ge-
ometry range. Furthermore, few cross points between B and 0_acc were found when Lm is less 
than 60nm. It means that neu may differently limit B and 0_acc depending on T regime. In oth-
er words, if the device size is scaled down to Lm=60nm, neu can play a significant role not only 
in B but also in 0_acc. Hence, the device performance of such heavily doped JLTs can be im-
proved by optimizing the process condition of S/D extension region. All fitting parameters for 
0_acc analysis are also reported in Table 4-2. 
29B4.4 Temperature Dependence of Electrical Parameters of Tri-Gate 
Nanowire JLTs 
The temperature dependence of various electrical properties based on tri-gate nanowire 
JLTs (Lm100nm with Wm=80nm (Weff9.6nm)) is investigated in this section. Figures 4-11(a) 
and (b) show the representative linear and log-scaled Ids(Vtg) curves of the shortest channel of 
JLTs (Lm=30nm (Leff22nm)) at Vds=50mV. The temperature independent ZTC points were 
measured again in all short channel devices (Lm100nm), meaning that Vth and the carrier mo-
bility are increased when T is decreased in such JLTs. 
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To have the temperature dependence of Vth and VFB, the derivative of gm graphs 
(dgm/dVtg) was plotted in inset of Fig. 4-11(c). Although two peaks can be seen in dgm/dVtg of 
wide JLTs by varying T and Vbg (see Figs 4-6(d) and 4-7(b)), only one peak of dgm/dVtg was 
observed in this experiment regardless of T, Lm and Vbg. It might be mainly due to the narrow 
channel width effects.[384H13] As Wm is scaled down, the bulk channel contribution to the total cur-
rent is relatively reduced whereas that of accumulation channel is remained (in fact, relatively 
increased). In other words, the role of side-wall in terms of the gate controllability can be rela-
tively stronger than that of top surface compared to wide JLTs. In addition, the maximum de-
pletion width ( Dtheoryfbsid qNVW /22 _max_  8.8nm) generated from each side-wall of tri-
gate JLTs is sufficient to turn such devices off. For these reasons, less Vtg should be needed to 
repel depletion regime in tri-gate nanowire JLTs than planar type JLTs. Hence, it is possible 
 
Figure 4-11 The representative (a) linear and (b) log scaled transfer curves as a function of Vtg in 
Lm=30nm tri-gate NW shape JLTs with varying T (77K to 350K). (c) The temperature dependence of 
Vth_dgm and Vth_ext. (Inset: gm and dgm/dVtg curves) (d) The temperature behavior of SS (e) 0 extracted 
from YFM as a function of T depending on Lm (Inset: 0 versus Lm with varying T) (f) Various mobil-
ity fitting components (ph, C, neu, and ) for 0 depending on Lm. 
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that Vth and VFB can be merged, since Vth can be increased whereas VFB is not changed.[385H13] 
Moreover, it should be noted that large Vth and VFB deviations could stem from process-induced 
random dopant fluctuations in such scaled total silicon volume.[ 386H29] This is the reason why it is 
difficult to define Vth and VFB separately. Furthermore, there might be relatively strong Rsd ef-
fects on Vth and VFB than in long channel devices. It means that VFB cannot be seen if overall 
transfer curve were limited by Rsd before VFB. With account for these facts, consequently, it is 
almost impossible to separately determine Vth and VFB based on IV characteristics in such 
small-scaled devices. Consequently, further electrical parameter analysis in such narrow JLT 
will be only focused on surface accumulation channel without consideration of bulk conduction 
regime assuming that Vth and VFB are adjacent each other.  
The temperature dependence of Vth extracted from dgm/dVtg and linear extrapolation 
(Vth_ext) are displayed together in Fig. 4-11(c). Each slope is found approximately 
TV dgmth  /_ -0.51mV/K and TV extth  /_ -0.56mV/K, respectively. These values are quite 
consistent with that of evaluated from wide JLTs ( TV dgmth  /_ -0.5mV/K, see section 4.3.4). 
Moreover, as discussed previously, the range of Vth_dgm is almost similar to that of VFB_dgm eval-
uated from planar JLTs, indicating that Vth_dgm and VFB_dgm can be close to each other. 
Besides, the representative temperature behaviors of SS of Lm=30nm and 80nm tri-gate 
JLTs were also obtained based on Ids(Vtg) curves by using Eq. (4-9) as presented in Fig. 4-11(d). 
It shows the enhanced SS values compared to planar type JLTs since there is much strong gate 
controllability originated from the side-wall as previously studied. In addition, the slope 
(= TSS  / ) is almost similar to theoretical maximum slope (=kBln(10)/q) regardless of Lm. 
This fact indicates that its improved electrical properties stemmed from tri-gate structure in 
terms of SS. However, as displayed in Figs 4-11(e) and (f), the temperature dependence of 0 
extracted from YFM shows much poorer performance compared to that of IM transistors in Ref. 
[ 387H10] and the huge mobility degradation can be seen in inset of Fig. 4-11(e) as well. It is attribut-
ed to the high doping concentration in silicon channel and the role of neutral defects scattering 
in silicon and/or interface between S and D like for B and 0_acc analysis. Especially, owing to 
the relatively large portion of S/D extension region in such small volume JLTs, the impact of 
neu on 0 can be reinforced, resulting in much inferior mobility property to IM transistors. All 
fitting parameters for the temperature properties of 0 in Fig. 4-11(f) are displayed in Table. 4-2. 
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4.5 Conclusion 
Low-temperature characteristics of flat-band voltage and low-field mobility in planar 
and tri-gate nanowire JLTs were investigated based on CV, IV, cryogenic and dual-gate cou-
pling measurements. The position of VFB was determined and compared based on various ex-
perimental results and theoretical model, respectively, including the temperature dependence of 
Vth. To present the temperature behavior of low-field mobility, VFB and the charge based ana-
lytical model of JLTs were considered with respect to different conduction region and type of 
JLTs. Finally, the role of neutral defects scattering was found the most limiting factor concern-
ing the degradation with small gate length of low-field mobility in both planar and tri-gate nan-
owire JLTs. Therefore, the optimized engineering of S/D extension region should be needed in 
order to improve the JLT performances. 
 
 
 
 
 
 
 
 
 
 
 
 
 
Table 4-2 Table for various mobility fitting components (ph, C, neu, and ) for B, 0_acc, and 0 de-
pending on Lm, respectively 
Chapter 4 Flat-band voltage and low-field mobility analysis of junctionless transistors under 
low-temperature 
88 
Bibliography 
1 Colinge, J.-P., Lee, C.-W., Afzalian, A., Akhavan, N.D., Yan, R., Ferain, I., Razavi, P., 
O'Neill, B., Blake, A., White, M., Kelleher, A.-M., McCarthy, B., and Murphy, R.: ‘Nanowire 
transistors without junctions’, Nat Nano, 2010, 5, (3), pp. 225-229 
2 Lee, C.-W., Ferain, I., Afzalian, A., Yan, R., Akhavan, N.D., Razavi, P., and Colinge, 
J.-P.: ‘Performance estimation of junctionless multigate transistors’, Solid-State Electronics, 
2010, 54, (2), pp. 97-103 
3 Barraud, S., Berthome, M., Coquand, R., Casse, M., Ernst, T., Samson, M.P., Perreau, 
P., Bourdelle, K.K., Faynot, O., and Poiroux, T.: ‘Scaling of Trigate Junctionless Nanowire 
MOSFET With Gate Length Down to 13 nm’, Electron Device Letters, IEEE, 2012, 33, (9), pp. 
1225-1227 
4 Jang, D., Lee, J.W., Lee, C.-W., Colinge, J.-P., Montes, L., Lee, J.I., Kim, G.T., and 
Ghibaudo, G.: ‘Low-frequency noise in junctionless multigate transistors’, Applied Physics 
Letters, 2011, 98, (13), pp. 133502-133503 
5 Jeon, D.-Y., Park, S.J., Mouis, M., Barraud, S., Kim, G.-T., and Ghibaudo, G.: ‘Low-
frequency noise behavior of junctionless transistors compared to inversion-mode transistors’, 
Solid-State Electronics, 2013, 81, (0), pp. 101-104 
6 Lee, C.-W., Borne, A., Ferain, I., Afzalian, A., Ran, Y., Akhavan, N.D., Razavi, P., and 
Colinge, J.: ‘High-Temperature Performance of Silicon Junctionless MOSFETs’, Electron 
Devices, IEEE Transactions on, 2010, 57, (3), pp. 620-625 
7 Park, J.-T., Kim, J.Y., Lee, C.-W., and Colinge, J.-P.: ‘Low-temperature conductance 
oscillations in junctionless nanowire transistors’, Applied Physics Letters, 2010, 97, (17), pp. 
172101-172102 
8 de Souza, M., Pavanello, M.A., Trevisoli, R.D., Doria, R.T., and Colinge, J.: 
‘Cryogenic Operation of Junctionless Nanowire Transistors’, Electron Device Letters, IEEE, 
2011, 32, (10), pp. 1322-1324 
9 Trevisoli, R.D., Doria, R.T., Souza, M.d., Das, S., Ferain, I., and Pavanello, M.A.: 
‘The zero temperature coefficient in junctionless nanowire transistors’, Applied Physics Letters, 
2012, 101, (6), pp. 062101 
10 Jeon, D.-Y., Park, S.J., Mouis, M., Barraud, S., Kim, G.-T., and Ghibaudo, G.: ‘Low-
temperature electrical characterization of junctionless transistors’, Solid-State Electronics, 2013, 
80, (0), pp. 135-141 
11 Ghibaudo, G.: ‘New method for the extraction of MOSFET parameters’, Electronics 
Letters, 1988, 24, (9), pp. 543-545 
12 Jeon, D.Y., Park, S.J., Mouis, M., Berthomé, M., Barraud, S., Kim, G.T., and Ghibaudo, 
G.: ‘Revisited parameter extraction methodology for electrical characterization of junctionless 
transistors’, Solid-State Electronics, 2013, (0) 
13 Jeon, D.-Y., Park, S.J., Mouis, M., Barraud, S., Kim, G.-T., and Ghibaudo, G.: ‘Effects 
Chapter 4 Flat-band voltage and low-field mobility analysis of junctionless transistors under 
low-temperature 
89 
of channel width variation on electrical characteristics of tri-gate Junctionless transistors’, 
Solid-State Electronics, 2013, 81, (0), pp. 58-62 
14 Mouis, M., and Ghibaudo, G.: ‘in Nanoscale CMOS, Chapter 14’ (ed. F.Balestra, 
ISTE-Wiley, 2010.) 
15 Maserjian, J., Petersson, G., and Svensson, C.: ‘Saturation capacitance of thin oxide 
MOS structures and the effective surface density of states of silicon’, Solid-State Electronics, 
1974, 17, (4), pp. 335-339 
16 Vincent, E., Ghibaudo, G., Morin, G., and Papadas, C.: ‘On the oxide thickness 
extraction in deep-submicron technologies’, (1997, edn.), pp. 105-110 
17 Ghibaudo, G., Bruyere, S., Devoivre, T., DeSalvo, B., and Vincent, E.: ‘Improved 
method for the oxide thickness extraction in MOS structures with ultrathin gate dielectrics’, 
Semiconductor Manufacturing, IEEE Transactions on, 2000, 13, (2), pp. 152-158 
18 Ghibaudo, G., Bruyere, S., Devoivre, T., DeSalvo, B., and Vincent, E.: ‘Improved 
method for the oxide thickness extraction in MOS structures with ultra-thin gate dielectrics’, 
(1999, edn.), pp. 111-116 
19 Schroder, D.K.: ‘Semiconductor material and device characterization’ (Wiley-IEEE 
Press, 2006. 2006.) 
20 Filanovsky, I.M., and Allam, A.: ‘Mutual compensation of mobility and threshold 
voltage temperature effects with applications in CMOS circuits’, Circuits and Systems I: 
Fundamental Theory and Applications, IEEE Transactions on, 2001, 48, (7), pp. 876-884 
21 Rauly, E., Iñiguez, B., and Flandre , D.: ‘Investigation of Deep Submicron Single and 
Double Gate SOI MOSFETs in Accumulation Mode for Enhanced Performance’, 
Electrochemical and Solid-State Letters, 2001, 4, (3), pp. G28-G30 
22 Wolf, H.F.: ‘Semiconductors’ (Wiley-Interscience, 1971.) 
23 Muller, R.S., Kamins, T.I., and Chan, M.: ‘Device Electronics for Integrated Circuits’ 
(John Wiley & Sons, Incorporated, 2003.) 
24 Rios, R., Cappellani, A., Armstrong, M., Budrevich, A., Gomez, H., Pai, R., Rahhal-
orabi, N., and Kuhn, K.: ‘Comparison of Junctionless and Conventional Trigate Transistors 
With Lg down to 26 nm’, Electron Device Letters, IEEE, 2011, 32, (9), pp. 1170-1172 
25 Sallese, J.M., Chevillon, N., Lallement, C., Iniguez, B., and Pregaldiny, F.: ‘Charge-
Based Modeling of Junctionless Double-Gate Field-Effect Transistors’, Electron Devices, IEEE 
Transactions on, 2011, 58, (8), pp. 2628-2637 
26 Nguyen-Duc, C., Cristoloveanu, S., and Ghibaudo, G.: ‘Low-temperature mobility 
behaviour in submicron MOSFETs and related determination of channel length and series 
resistance’, Solid-State Electronics, 1986, 29, (12), pp. 1271-1277 
27 Cros, A., Romanjek, K., Fleury, D., Harrison, S., Cerutti, R., Coronel, P., Dumont, B., 
Pouydebasque, A., Wacquez, R., Duriez, B., Gwoziecki, R., Boeuf, F., Brut, H., Ghibaudo, G., 
and Skotnicki, T.: ‘Unexpected mobility degradation for very short devices : A new challenge 
for CMOS scaling’. Proc. International Electron Devices Meeting2006 pp. Pages 
Chapter 4 Flat-band voltage and low-field mobility analysis of junctionless transistors under 
low-temperature 
90 
28 Loan, P.-N., Fenouillet-Beranger, C., Vandooren, A., Skotnicki, T., Ghibaudo, G., and 
Cristoloveanu, S.: ‘In Situ Comparison of Si/High-κ and Si/SiO2 Channel Properties in SOI 
MOSFETs’, Electron Device Letters, IEEE, 2009, 30, (10), pp. 1075-1077 
29 Ghibaudo, G.: ‘Evaluation of variability performance of junctionless and conventional 
Trigate transistors’, Solid-State Electronics, 2012, 75, (0), pp. 13-15 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Chapter 5 Carrier mobility and low frequency noise characteristics of tin-oxide nanowire FET 
91 
5B . Carrier mobility and low fre-
quency noise characteristics of tin-
oxide nanowire FET  
 
5.1 Introduction 
5.2 Device Fabrication Process and Electrical Measurement Condi-
tions 
5.3 Effective Gate-to-Channel Capacitance Simulation 
5.4 Mobility Analysis 
5.5 Low Frequency Noise Characteristics of SnO2 NW-FETs 
5.6 Conclusion 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Chapter 5 Carrier mobility and low frequency noise characteristics of tin-oxide nanowire FET 
92 
Chapter 5 Abstract 
In this chapter, channel access resistance (Rsd) effects on the charge carrier mobility 
(μ) and low frequency noise (LFN) in a polymethyl methacrylate (PMMA) passivated tin-oxide 
nanowire (SnO2-NW) field effect-transistor (FET) are investigated. To precisely understand for 
the electrical intrinsic properties of SnO2 NW-FET, the accurate determinations of Rsd and 
gate-to-channel capacitance (Cgc) are required. To this end, a numerical simulation was used 
to evaluate Cgc accounting for the electrostatic gate coupling effects through a PMMA pas-
sivation layer and the Y function method (YFM) was employed for direct electrical parameter 
extractions without Rsd influence. Furthermore, to study the interface characteristics between 
the active channel area and the dielectric layer (SnO2/Si3N4 and/or SnO2/PMMA), LFN meas-
urements were carried out. The carrier number fluctuation (CNF) noise model was found ap-
propriate to interpret the LFN data provided Rsd influence is included. 
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30B5.1 Introduction 
One-dimensional (1D) metal oxide nanowires (NWs) such as ZnO,[ 388H1, 389H2] SnO2,[ 390H ] 
In2O3,[ 391H4] CdO,[392H5] CuO[393H6] have attracted much interests because of their unique properties such 
as high surface-to-volume ratio, large aspect ratio, and carrier quantizing effects for practical 
applications ranging from electronic/optoelectronic devices to gas sensors.[394H1-6] Among these 
metal oxide materials, SnO2 NWs have been suggested as an excellent candidate for high per-
formance flexible, transparent NW transistors, thin film transistors, and gas sensors with low 
temperature fabrication process.[395H7-11] However, the counterpart of such high sensitivity is poor 
device reliability and stability when used as transistor.[396H11, 397H12] To improve the reproducibility of 
device performance, a polymer and an alumina (Al2O3) layer have been employed as pas-
sivation layers with the aim of keeping adsorbents off the surface of metal oxide NWs.[398H13-15] 
For instance, a PMMA passivation layer has been found efficient in improving electrical prop-
erties as displayed in Fig. 5-1, resulting in enhanced carrier mobility, larger on/off current ratio, 
and significant shift of the threshold voltage (Vth).[399H13-15] However, care should be taken in 
extracting these parameters. In particular, in such quasi-1D nanostructures, parameters such as 
 and Dit (interface trap density) between channel and surrounding dielectrics can be considera-
bly under- and/or over- estimated without consideration of Rsd. Previously, Na et al. considered 
Rsd for  estimation in SnO2 NW-FETs, but there are still large deviation in  behaviours in the 
high gate bias regime.[ 400H14] Moreover, there is a lack of studies on Rsd effects on  and LFN in 
polymer passivated metal-oxide NW-FETs. 
 
In this chapter, particularly Rsd effects on  and LFN characteristics of PMMA 
passivated SnO2 NW-FETs will be focused. In addition, analytical simulations were performed 
to account for electrostatic coupling effects through the PMMA layer, as they influence the val-
ue of Cgc and, as a consequence,  extraction and LFN analysis. Moreover, YFM was employed 
 
Figure 5-1 (a) Representative transfer curves of SnO2 NW-FETs and (b) histogram of field effect mo-
bility, Vth, and carrier concentration for with and without PMMA passivation layer at Vds=0.5V.[15] 
Chapter 5 Carrier mobility and low frequency noise characteristics of tin-oxide nanowire FET 
94 
to directly evaluate the electrical parameters.[401H 6] Indeed, because it is not influences by Rsd, 
this methodology provides reliable values for Vth, mobility, degradation factor (), low-field 
mobility (μ0), as well as Rsd.[402H16-18] In comparison, the influence of Rsd.on the extraction of 
field effect mobility (μfe), effective mobility (μeff) was analyzed.[ 403H17] Furthermore, LFN meas-
urements were carried out to assess the reliability and the quality of the interfaces between the 
active channel area and the dielectric layers. (SnO2/Si3N4 and/or SnO2/PMMA)[404H19-21] 
31B5.2 Device Fabrication Process and Electrical Measurement Condi-
tions 
 
Fabrication of SnO2 NW-FETs: SnO2 nanowires were synthesized by chemical vapor 
deposition of Sn metal powders (99.9%) on gold (Au) coated silicon substrates. The metal 
source was then located at the center of quartz tube in furnace for 30 minutes at 750
◦
C. Argon 
(Ar) as a carrier gas with a flow rate of 20–50 sccm was flowed through the quartz tube to 
maintaining air pressure in between 2 and 5 Torr. In detail descriptions for this synthesis meth-
od and the crystalline quality of SnO2 NW are published elsewhere.[405H22] A piece of Si substrate 
covered with synthesized SnO2 NWs was dipped into an isopropyl alcohol (IPA) solution and 
suspended by sonication. A few droplets of solution containing SnO2 NWs were dropped on the 
surface of the Si3N4 (=150nm) layer. Selective electron beam (E-beam) patterning of contacts 
areas at the edges of an individual SnO2 NW have been proceeded by using a conventional E-
beam lithography system (Elphy Quantum, Raith). To make conducting metal electrodes, Ti 
(20nm) and Au (100nm) were deposited on SnO2 NWs by an E-beam evaporation process fol-
lowed by lift-off. Finally, the PMMA (950K C2, MicroChem) passivation layer was spin-coated 
on several devices with baking process. A FESEM image of a SnO2 NW-FET is displayed in 
Fig. 5-2(a). The length (L) and width (W) ( diameter) of the NW were estimated to be L = 
 
Figure 5-2 (a) FE-SEM image of SnO2 NWs and (b) a simplified 3D structure of PMMA passivated 
SnO2 NW-FET. 
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3.39m and W = 42nm, respectively. The 3D view of the PMMA passivated SnO2 NW-FET 
structure with a back-gate configuration is drawn in Fig. 5-2(b). 
Electrical Characterizations: The IV current-to-voltage characteristic depending on 
Vgs was measured from HP 4145B with fixed drain voltage Vds=0.25V. And, LFN measure-
ments were carried out as a function of Vgs with frequency ranges from 10Hz to 1kHz. (See Fig 
5.3 for LFN measurement system) The drain current of the SnO2 NW-FET was driven by a 
homemade battery box. Through a low noise current-to-voltage preamplifier (SR570, Stanford 
Research Systems Inc.), the drain current was amplified and converted to voltage. The power 
spectrum density was then directly obtained by a dynamic signal analyzer (HP3562A, Agilent). 
All the measurements were done in a metal shielding box at room temperature. (T=300K)  
 
32B5.3 Effective Gate-to-Channel Capacitance Simulation 
Many researchers have spent their efforts to improve electrical device performances, 
however, the use of proper electrical characterization techniques is of prime importance to ex-
tract intrinsic properties reliably and de-correlate them from parasitic effects. For instance, it is 
known from classical silicon (Si) based Metal-Oxide-Semiconductor (MOS) transistors that Rsd 
and Cgc are crucial factors for the accurate determination of  in the high gate bias regime.[406H20] 
Thus, before further analysis, the evaluation of the effective Cgc will be discussed at first.  
Measurement of Cgc is a key to the estimation of parameters such as μ, interface trap 
capacitance, and Dit in MOS-FETs.[407H17, 408H18, 409H21] Several research groups have reported that 
 
Figure 5-3 The LFN measurement system 
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PMMA passivation layer can give additional electrostatic gate coupling effects to metal-oxide 
NW-FETs compared to a non-passivated one.[410H 3-15, 411H23, 412H 4] However, they have not yet ac-
counted for these effects in Cgc for  and LFN analysis. For better parameter interpretations, a 
preliminary numerical simulation was done to obtain Cgc(Vgs) and Ids(Vgs) curves depending on 
Vgs taking into account the flat-band voltage (Vfb), Dit, and Rsd. It is worth commenting that the 
measurement of Cgc in such scaled quasi-1D nano-structure is almost impossible without spe-
cial measurement system environment.[413H25] To this end, Poisson-equation was solved with a 
finite-element-method across a two-dimensional (2D) cross-section of the SnO2 NW-FET using 
FlexPDE with the actual size of the SnO2-NW. Various simulation assumptions such as room 
temperature, material intrinsic , and homogeneous SnO2-NW and dielectric passivation layers 
were considered in this trial with account for previously reported values. The relative permittiv-
ity of SnO2, PMMA, Si3N4 and intrinsic doping concentration of SnO2 were taken from litera-
ture.[414H26-29] Moreover, quantum correction effects on the charge carrier concentration were 
considered by means of Hansch’s approach[415H30] which cancels out the carrier density at the in-
terface between dielectric layers and the SnO2-NW over a quantum distance. 
 
The simulated Cgc(Vgs) and their corresponding Ids(Vgs) at Vds=0.25V curves of SnO2 
NW-FET with and without PMMA passivation layer were obtained. Results are presented in 
Figs 5-4(a) and (b) together with the constant 1D analytical gate capacitance model (C1D) for 
comparison.[416H31] C1D is defined as below, 
]/[     
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1cosh
2
1
01 cmF
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C rD
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
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    (5-1), 
where d is the diameter of NW, 0 is the permittivity of free space, r and t are the relative per-
mittivity and the thickness of Si3N4, respectively. Previously, Wunnicke has well demonstrated 
 
Figure 5-4 (a) Comparison capacitance values between the C1D and simulated Cgc(Vgs) with and with-
out PMMA passivation layer respect to back-gate bias. (b) Ids(Vgs) of SnO2 NW-FET with and without 
PMMA passivation layer at Vds=0.25V. 
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that the gate capacitance of an embedded NW (C1D here) is almost twice as large as that of a 
non-embedded NW (back-gate configuration) with SiO2 dielectrics.[417H31] The same conclusion 
was clearly reached here. Indeed, C1D (1.497pF/cm) was approximately twice as large (strictly, 
1.85 times) than Cgc (0.808pF/cm). This is because the C1D model assumes that the NW is fully 
wrapped by dielectrics. It is thus not valid for a non-embedded NW-FET. In addition, the C1D 
model assumes a cylindrical structure, while the real section is rather tetragonal. Hence, the C1D 
model could lead to underestimate  by almost a factor two in PMMA passivated devices. 
Moreover, the electrostatic gate coupling effects in the presence of a PMMA layer to SnO2-NW 
were confirmed[ 418H 3-15, 419H32] to be nearly 1.35 times larger than without passivation in ambient 
condition as displayed in Fig. 5-4(a). It is underlined that in order to evaluate the electrical pa-
rameters precisely, specific Cgc values depending on device structure and passivation materials 
should be used. Therefore, for further parameter extractions, the above simulated value of Cgc in 
linear region (0.808pF/cm) will be used. 
33B5.4 Mobility Analysis 
The static measurements were carried out with a semiconductor parameter analyzer 
(HP4145B). Simulated Ids(Vgs) curve at fixed drain voltage (Vds=0.25V) after accounting for 
Cgc(Vgs) from Fig. 5-5(a) is plotted in Fig. 5-5(b). For the sake of comparison, experimental 
Ids(Vgs) and gm(Vgs) curves of back-gated SnO2 NW-FET with a PMMA layer are presented in 
Fig. 5-5(b) with same Vds. Both transfer curves are nearly identical, which indicates that 
Cgc(Vgs) in Fig. 5-5(a) and the other input parameters such as Vfb, Dit and Rsd can properly re-
flect the actual device conditions. To illustrate the effectiveness of YFM against other electrical 
parameter extraction methods, we firstly applied the method generally used for metal-oxide 
NW-FETs.[420H12, 421H 4, 422H15, 423H 3] Vth was extracted from the linear extrapolation of drain current at the 
point of maximum gm(Vgs), which was found around 0.26V. The μfe was then determined by, 
μfe=gmL/(VdsCgc). The maximum value was estimated to be 10.5cm
2V-1s-1. However, it is 
well known from the physics of classical MOS-FET that Rsd can severely affect the accuracy of 
mobility extraction.[424H14, 425H16, 426H17, 427H33] Therefore, we employed YFM(Vgs) to eliminate the Rsd in-
fluence. It is defined as, 
)(/)( thgsdsmmdsgs VVVGgIVYFM    (5-2), 
where Gm=Cgc0/L is the transconductance parameter.[428H16] The μ0 can be considered as an in-
trinsic mobility in MOS-FET, hence, it can be regarded as the maximum mobility in the device 
under study since it is not affected by Rsd and independent of Vgs. 
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Figure 5-5(c) shows good linearity of YFM(Vgs) allowing good fit by Eq. (5-2). With 
this methodology, we can extract 0 (35.8cm
2V-1 s-1) from the slope and Vth (0.90V) by the 
linear extrapolation to zero of YFM(Vgs). In addition, =0+1, (1GmRsd=1.15V
-1
, 0 and 1 
are the mobility degradation factors related to channel scattering and Rsd, respectively. 0 being 
much smaller than 1) and Rsd (567km) were obtained by simple computation with Eq. (5-
3),[429H16, 430H17] 
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Although Rsd seem huge compared to that of silicon devices (100m), it is a com-
petitive value compared with previous studies.[431H 1, 432H 4] For instance, Francisco et al. reported 
that Rsd between SnO2-NW and Pt electrode is about 1.1Mm measured by the four-probe 
method and that in some cases, the contribution of Rsd represented more than 90% of the total 
resistance. It is clear that Rsd is too important to be neglected in such cases.[433H11, 434H 4] 
Finally, we also extracted μeff from Eq. (5-4), where Cgcmax is the maximum Cgc value in 
strong accumulation region. The μeff is then defined as follows, 
 
Figure 5-5 (a) Comparison capacitance values between the C1D and simulated Cgc(Vgs) (open rectangu-
lar) respect to back-gate bias. (b) Ids(Vgs) (open circle) and gm(Vgs) (line) of SnO2 NW-FET at 
Vds=0.25V. Simulated Ids(Vgs) (dotted circle) is added for comparison. (c) YFM(Vgs) curve with linear 
fitting line. (d) Comparison of various mobility (0, fe, eff) before and after Rsd correction. 
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To further analyze Rsd influence on mobility in SnO2 NW-FETs, we used the various 
mobility parameters, namely µ0 from YFM, µ fe from gm(Vgs) and µeff from Eq. (5-4) and com-
pared the values extracted before and after Rsd correction. As seen in Fig. 5-5(d), there were 
substantial differences among these mobility values above Vgs=1.2V (maximum gm position). 
They even diverged as Vgs increased. This can be attributed to the large value of Rsd, which re-
sulted in a significant reduction of the apparent µ fe and µeff at high Vgs due to its large contribu-
tion to the total resistance (Rtot = Rch + Rsd) compared to channel resistance (Rch). It is possible 
to exclude Rsd impact, if Rsd can be considered as independent of Vgs. Then, Ids(Vgs) measured in 
linearly operated region can be modified by using the following equation, 
1
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(5-5). 
The same procedures as above were then followed for mobility extraction and the results are 
presented in Fig. 5-5(d). After Rsd correction, all mobility values were converging towards μ0 
value and the attenuation phenomena at high Vgs were fully removed. This implies that the de-
crease in mobility, observed above Vgs point of maximum gm(Vgs), was indeed due to Rsd. 
Moreover, we confirmed that YFM gives negligible differences in terms of slopes and Vth be-
tween before and after the correction of Rsd. Hence, YFM can be safely applied to SnO2 NW-
FET for reliable electrical parameter extraction, free from Rsd effects, and 0 can be regarded as 
the intrinsic mobility of the channel, nearly independent of Vgs.  
34B5.5 Low Frequency Noise Characteristics of SnO2 NW-FETs 
In order to optimize technology for stable operation and evaluate the minimum detect-
able signal amplitude, it is important to understand the role of charge trapping centers at the 
interface with dielectric layers.[435H12, 436H20, 437H 5] LFN analysis has recently gained interest to charac-
terize the interface properties of the top or the bottom surface of metal-oxide NW-FETs. For 
this reason, LFN measurements were carried out as a function of Vgs between 10Hz to 1kHz at 
Vds=0.25V. As can be seen in Fig. 5-6(a), the Ids normalized LFN power spectrum density 
(PSD) shows a 1/f dependency. In previous reports for individual carbon-nanotube (CNT) tran-
sistors, Rsd was found to affect not only carrier transport, but also the overall LFN characteris-
tics.[438H 2] Similarly, in metal-oxide NW-FETs, Rsd contribution is too important to be ignored. To 
compare the relative contribution of Rsd to the total resistance (Rsd/Rtot) with that of the channel 
resistance (Rch/Rtot) in SnO2 NW-FET, these ratios were plotted together with respect to Ids in 
Fig. 5-6(b). The Rsd value used in here was extracted by using YFM. At the position where Ids is 
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10nA, the relative ratio was such that Rsd/Rtot=Rch/Rtot=0.5. Beyond this current level, Rsd 
overtook Rch in the total resistance. 
 
For the sake of LFN analysis, the Ids normalized LFN-PSD (SIds/Ids
2
) at a given fre-
quency (f=15Hz), is plotted in Fig. 5-6(c). For comparison, SVfb(gm/Ids)
2
 (see Eq. (5-6)) is also 
displayed as a function of Ids in the same graph. The correlation of Ids normalized LFN level 
with SVfb(gm/Ids)
2 
clearly demonstrates that the CNF mechanism is predominantly observed, 
which is a trend already observed in SnO2 NW-FETs.[439H15] Such correlation is due to the carrier 
fluctuations associated with the trapping/de-trapping of charge carriers at the interface with the 
dielectrics. Good correlation was obtained from depletion to strong accumulation region, except 
for the high Ids regime, above Ids10nA. This discrepancy was consistently explained by Rsd 
effects as expected from Fig. 5-6(b). Indeed, the Ids normalized LFN in CNF model is usually 
given by, 
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(5-6), 
where SVfb is the flat-band voltage of PSD, q is electron unit-charge, kBT is the thermal energy 
and NNW is linear trap density along the NW.[440H19] However, this CNF model should be modified 
 
Figure 5-6 (a) Ids normalized LFN for various Vgs regimes. (b) Relative contribution to total re-
sistance of series resistance (Rsd/Rtot) and of the channel resistance (Rch/Rtot) with respect to Ids. At 
Ids10nA, Rsd/Rtot=Rch/Rtot. (c) Variation of SId/Ids
2
 (circle symbols). Solid line: CNF model. Dotted 
line: CNF+Rsd model. (d) Comparison LFN behaviors between experimental and simulation results. 
 
Chapter 5 Carrier mobility and low frequency noise characteristics of tin-oxide nanowire FET 
101 
to account for Rsd effects. To do this, we incorporated the PSD of Rsd into the CNF model by the 
following relation,  
2
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(5-7), 
where SVgs is the input-referred noise and SRsd is the channel access resistance noise.[441H20] As 
seen in Fig. 5-6(c), this CNF+Rsd model of Eq. (5-7), is more applicable to interpret the behav-
ior of LFN than the CNF model itself. Rsd normalized noise value (SRsd/Rsd
2
) was extracted to 
be 6.510-6Hz-1 and the linear density of traps along the nanowire (NNW) lied around 
3.0107eV-1cm-1. It is worth noting that these values would have been overestimated by about 
3.5 times if we had used the C1D model instead of the more realistic simulated value. Further-
more, the LFN results obtained from FlexPDE simulation were also presented as in Fig. 5-6(d). 
It was well coincided with experimental data, which clearly indicates that the simulation tool 
employed in this study was quite valid and helpful to understand for the carrier transport of 
SnO2 FETs.  
 
Based on aforementioned LFN and simulation analysis, this noise behavior consistent 
with CNF model can be well explained by the surface properties of metal-oxide NWs. It has 
been demonstrated that there are many oxygen vacancies at the surface of metal-oxide 
NWs.[442H8, 443H14] These vacancies can easily interact with the surrounding ambient gas or water 
molecules.[444H8, 445H14] In case of a polymer passivation, the surface of metal-oxide NWs can be par-
tially populated depending on the back-gate bias. Indeed, as seen in Fig. 5-7, although the bot-
tom interface of SnO2-NW is dominantly controlling the carrier density, the three other edges of 
the tetragonal structure can also play an additional role in controlling surface carrier concentra-
 
Figure 5-7 Simplified cross-section view of the effective Vgs contour in PMMA passivated SnO2 NW-
FET with back-gate configuration (left) and its magnified view in SnO2-NW region (right) at high Vgs. 
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tion. These results indicate that the interaction of the PMMA layer with the surface of SnO2 
NW-FET can have visible effects on carrier transport as well as on carrier fluctuations associat-
ed with the trapping/de-trapping of charge carriers. 
35B .6 Conclusion 
In conclusion, we investigated Rsd effects on  and LFN in a PMMA passivated SnO2 
NW-FET. The effective Cgc was obtained from simulation accounting for real dimensions and 
electrostatic coupling effects associated with the presence of the PMMA. YFM was employed 
to directly evaluate the electrical parameters without the influence of Rsd. In addition, 0 was 
compared with other mobility values such as fe and eff. After Rsd correction, all mobility val-
ues were consistent with the intrinsic 0. Finally, LFN was clearly attributed to CNF model 
provided Rsd effects were incorporated and the NNW in SnO2 NW-FETs with PMMA passivation 
layer was deduced from LFN analysis. This methodology can be applied to account for Rsd with 
other quasi-1D devices as and other passivation materials. 
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Chapter 6 Abstract 
Static and low frequency noise (LFN) characterizations in two-dimensional (2D) 
N-type random network thin film transistors (RN-TFTs) based on single-walled carbon 
nanotubes (CNTs) are presented in this chapter. For the electrical parameter extraction, 
the Y-function method (YFM) was used to suppress the series resistance (Rsd) influence. 
The gate-to-channel capacitance (Cgc) was directly measured by the split capacitance-
to-voltage (CV) method and compared to 2D metal-plate capacitance model (C2D). In 
addition, to account for the percolation-dominated 2D RN-TFTs, a numerical percola-
tion simulation was performed. LFN measurements were also carried out and the re-
sults were well interpreted by the carrier number and correlated mobility fluctuation 
model (CNF-CMF). Finally, one-dimensional (1D) cylindrical analytical capacitance 
based model (C1D) was suggested and applied to provide better consistency between all 
electrical parameters based on experimental and simulation results. 
 
 
 
 
 
 
 
 
 
 
 
 
 108 
36B .1 Introduction 
Carbon nanotubes (CNTs) are 1D cylindrical honeycomb nano-structure composed of 
rolled up one or more graphene sheets. Especially, after first observation of single-walled CNT 
(SWCNT) by Iijima et al. in 1993[446H1], it has been gained a great attention by researchers due to 
its unique properties such as a nearly ideal 1D structure (extremely high aspect ratio108)[ 447H2], 
high potential to open a quasi-ballistic carrier transport, high mechanical (Young’s modu-
lus50GPa)[448H3] and thermal stability (thermal conductivities3500Wm-1K-1)[ 449H ] arisen from 
strong carbon-to-carbon covalent bonding, and high current carrying capability density up to 
J109A/cm2.[ 450H ] Despite aforementioned many advantages in an individual CNT-FET, there are 
many challenges to be overcome as a next generation electronic device. The most urgent issues 
in present of these are the insufficient current output driven from such extremely small scaled 
1D structure and the lack of practical fabrication methods to shrunk device-to-device 
variation.[451H6]  
Currently, with the aim of a low-cost mass production and an averaging out the wide 
device differences arisen from the divergence of the electrical properties of pristine CNTs, two 
dimensional (2D) random network thin film transistors (RN-TFTs) have been proposed.[452H6-11] 
This approach can provide high reproducibility and reliability as a promising candidate for 
large-scaled, inexpensive, transparent, and flexible electronics.[453H6-9, 454H11-13] In addition, to en-
hance the semiconducting performance as FETs by suppressing the effects of metallic CNTs, 
several experimental trials were made such as perfectly aligned structure, CNTs dispersion with 
suspension of centrifugation, electrical breakdown, and chemical reaction.[455H7, 456H9, 457H12, 458H14-19] 
In spite of progress in device fabrication and synthesis methods for preferential semi-
conducting CNTs, there are still lacks of understanding in static and low frequency noise (LFN) 
characteristic of RN-TFTs. For instance, the field effect mobility (fe) in RN-TFTs has been 
reported in previous work ranging from 10-2 to 102cm2V-1s-1 with considering 2D metal-
plate capacitance C2D (=0r/t, where t is the thickness of dielectrics, 0 and r are the vacuum 
and the relative permittivity, respectively).[459H7, 460H8, 461H 1-15, 462H 0-25] This huge variation in RN-TFTs 
might be attributed to various geometrical and electrical factors such as the number of percola-
tion paths (Nch) in an active channel, mask length (Lmask), mask width (Wmask), mean length of 
CNT (LCNT), average nanotube density (CNT), surface roughness and film thickness of random 
network, degree of CNT alignment, electrical properties of the junction between CNTs and the 
series resistance (Rsd).[463H11, 464H23, 465H24] However, it can be mainly explained by a bad evaluation of 
the gate-to-channel capacitance (Cgc) in percolation-dominant 2D RN-TFTs based on C2D and 
even inaccurate interpretation for measured capacitance value. Indeed, all the CNTs connected 
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to source (S) or drain (D) electrode, even outside a current percolation path, can be involved in 
capacitance-to-voltage (CV) measurement. Hence, it is necessary to obtain a more realistic val-
ue of Cgc, associated only to the CNTs that dominantly contribute to carrier conduction between 
S and D, for the accurate parameter evaluation of RN-TFTs without under/over-estimation.  
In this study, the various electrical properties based on static and LFN characteristics of 
N-type 2D RN-TFTs were firstly evaluated with two different capacitance values, the simple 
C2D plate capacitance model and the experimental Cgc directly measured by the split CV method, 
respectively. For the extraction of static electrical parameters such as low-field mobility (0), 
mobility attenuation factor () and threshold voltage (Vth), Y-function method (YFM) technique 
was used to alleviate Rsd influence.[466H26, 467H27] In addition, in order to have a better understanding 
of percolation effects and random aspects in such complex RN-TFTs, especially for the inter-
pretation of Cgc, a 2D finite numerical percolation simulation was also performed. Furthermore, 
to study the electrical limitations of such RN-TFTs for practical electronics, LFN measurements 
were carried out and analyzed for different Lmask values. Finally, to have a good agreement 
based on static and LFN results, one-dimensional (1D) analytical capacitance model (C1D) was 
suggested for an improved interpretation of Cgc.[468H28]  
37B6.2 Device Fabrication Process and Electrical Measurement Condi-
tions 
Fabrication of RN-TFTs: To prepare iron catalyst, a mixture of a ferrocene solution 
and a conventional photoresist (AZ 5214E) was deposited on SiO2 (400nm)/Si substrates. After 
photo-lithographic processes, the active channel areas were defined with additional burning 
process of the photoresist in an oxygen flow of 500sccm (1.5Torr) to eliminate of organic mate-
rials. For the growth of single walled CNTs, a homemade radiofrequency (13.56 MHz) remote 
water assisted plasma enhanced chemical vapor deposition system was employed. Then, the 
substrates were heated in a quartz tube to 450
◦
C for 300s in a white light from a halogen lamp 
for nanotube synthesis. To improve the preferential semiconducting CNTs growth ratio, a hu-
mid atmosphere was introduced by evaporating water from a canister through a metering valve, 
resulting in an increase of 5mTorr in the base pressure. For this study, several active channel 
areas (Lmask (=2, 3, 5, 7, 10μm)Wmask =40μm) of RN-TFTs were fabricated. The average diam-
eter (d), length and density of CNTs in such fabricated RN-TFTs (d0.81.2 nm, LCNT12μm, 
CNT20/μm
2
, respectively) were directly estimated by a conventional scanning electron micro-
scope (SEM, Hitachi, S-5500). The overall thickness of single walled CNT random network 
can be estimated about 1~2nm (almost mono- or bi-layer) by using SEM image as seen Fig. 6-
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1(a). To make S and D electrodes, Ti (10nm)/Au (50nm) were deposited on the grown CNTs by 
a standard e-beam evaporation system. For a top-gate configuration, alumina (Al2O3) dielectric 
layer (t=50nm) was stacked by atomic layer deposition. Afterwards, conducting metal Ti 
(10nm)/Au (50nm) was sputtered for the top-gate electrode. Two hundred of individual RN-
TFTs on a wafer can be fabricated after one full process. Optical device images of the fabricat-
ed RN-TFTs and a simplified cross section view are displayed in Figs 6-1(a) and (b), respec-
tively.  
 
To clearly demonstrate the preferentially grown semiconducting quality of single-
walled CNTs, Raman spectra of active channel area with four different laser excitations 
(1.65eV<EL<2.65eV) are displayed as in Fig. 6-1(c). The band in between 1300 and 1400cm
-
1
 which often called D-band resulted from double-resonance scattering process was observed 
with low intensity.[469H29] Besides, the position of Raman peak at 1590nm which often called the 
G-band since it is closely related with Raman band of graphite is almost independent of excita-
tion energy. In addition to D and G band, there is unique mode, namely, a radial breathing mode 
or R-mode, which usually observed in low frequency region (100 to 300cm-1). With account 
for this unique band regime, the tube diameter can be evaluated. (wR224[cm
-1
nm]/dt[nm], 
 
Figure 6-1 (a) Optical images of RN-TFTs and a representative SEM image (Hitachi, S-5500) of syn-
thesized single-walled CNTs (b) A simplified cross section view of fabricated top-gate RN-TFTs. (c) 
Raman spectra of active channel areas of single-walled CNTs obtained with four different laser excita-
tions (1.65eV<EL<2.65eV). The peaks labeled with * are found to be instrumental artifacts. 
Chapter 7 Thermoelectric power of single walled carbon nanotube networks 
111 
where dt is the tube diameter and wR is the wave number)[470H30] Further device fabrication details 
related with the quality and the high selective synthesis ratio of semiconducting CNTs can be 
found in previously published papers. [471H22, 472H31, 473H 2] 
Electrical Characterizations: Various Cgc(Vgs), Ids(Vds) and Ids(Vgs) with respect to 
different Vgs and Vds were directly measured depending on different Lmask by HP 4194a and HP 
4155a, respectively. For the split CV method, G was connected to the high terminal with a fixed 
ac signal amplitude (=25mV) at 10kHz, S and D were connected together to the low terminal 
while zero bias was applied to the substrate of RN-TFTs.[474H27, 475H33] By this technique, the effects 
of isolated CNTs and parasitic pads capacitance can be efficiently excluded.[476H23, 477H33] For LFN 
noise measurements, Programmable Point-Probe Noise Measuring System (3PNMS) was em-
ployed at low frequency (f) range from 10Hz up to 10kHz as a function of Vgs and Lmask. All 
static and LFN measurements were done in a metal shielding box at room temperature 
(T=300K)  
38B6.3 Static Parameter Extraction 
6.3.1 Output Characteristic and Transfer Curves of RN-TFTs 
Output characteristic Ids(Vds) and transfer curves Ids(Vgs) of RN-TFTs with different 
Lmask were directly measured by HP 4155a at room temperature (T=300K). Figure 6-2(a) shows 
Ids(Vds) curves in case of Lmask=3m depending on different top-gate bias potential (Vgs). It well 
indicates general N-type FET properties and Ohmic behavior near small drain-source voltage 
(Vds) regime. In addition, typical Ids(Vgs) depending on different Lmask and Vgs of top-gate RN-
TFTs with fixed Vds=50mV were plotted in Fig. 6-2(b). It clearly confirms also that the overall 
good N-type semiconducting quality of CNTs in RN-TFTs after Al2O3 passivation with the low 
minimum current level (Imin100fA) and high ratio between on-current and minimum current 
level (Ion/Imin10
5
, except for Lmask=2μm case, where it is still larger than 10
4
). As displayed in 
Fig. 6-2(c), Ion/Imin ratio is mostly high enough to be regarded as that of semiconducting FETs. 
Only for Lmask values below 3m, where Imin is significantly increased, a certain amount of me-
tallic conductive paths may start to be involved, leading to S-D leakage below threshold. More 
detailed information about the semiconducting ratio and optical properties of single walled 
CNTs in RN-TFTs has already been published in Ref. [ 478H22, 479H31, 480H32].  
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For further electrical parameter evaluation in strong electron accumulation region, the 
YFM(Vgs) technique was used and it defined as follows,[481H26, 482H 7] 
)(/)( thgsdsmmdsgs VVVGgIVYFM     (6-1), 
where gm is the transconductance (= gsds VI  / ), Gm is the transconductance parameter 
(=0CoxWmask/Lmask), and Cox is the top-gate oxide capacitance per unit area (F/cm
2
). Figure 6-
2(d) verifies that YFM(Vgs) shows good linearity and is thus in good agreement with Eq. (6-1) 
in the strong accumulation regime for all Lmsak values. By this manner, various electrical pa-
rameters such as 0, , Vth and Rsd can be easily extracted without Rsd influence.[483H26, 484H27] It is 
worth noting that Cox is the most important factor to determine the other electrical parameters. 
Hence, to avoid an under-/over- parameter estimation due to the use in RN-TFTs of the standard 
plate model C2D, Cgc was directly measured by using the split CV method. After Cgc evaluation, 
further static electrical parameters extraction procedures will be followed in the next 6.3.2 sec-
tion. 
6.3.2 Split Capacitance-to-Voltage Curves of RN-TFTs 
 
Figure 6-2 (a) Representative output characteristic Ids(Vds) curves of RN-TFTs depending on Vgs (from 
Vgs=-1V to 5V with Vgs=1V step) in case of Lmask=3m. (inset: the magnification view of small Vds 
region) (b) Typical transfer Ids(Vgs) curves with respect to different Lmask at Vds=50mV (c) Ion and Imin 
ratio versus Lmask (d) YFM(Vgs) (symbols) and corresponding fitting curves (dotted lines) with respect 
to Lmask. 
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Cgc(Vgs) curves were directly measured by HP 4194a with Vgs ranging from -5V to 5V. 
Measurements were carried out for different Lmask. For the split CV method, the gate pad G was 
connected to the high terminal with a fixed ac signal amplitude (=25mV) at 10kHz, while S and 
D were connected together to the low terminal and zero bias was applied to the 
substrate.[485H27, 486H33] By this technique, the parasitic capacitances effects arisen from the isolated 
CNTs and S and D pads can be efficiently excluded.[487H23, 488H33] 
 
Representative Cgc_eff(Vgs) curves of a top-gate RN-TFTs, after elimination of the para-
sitic capacitance taken at the minimum value of Cgc(Vgs), are presented in Fig. 6-3(a). It clearly 
indicates the formation of the electron accumulation channel for positive Vgs. In contrast, the 
onset of the hole accumulation can only be observed for very negative gate voltages, and cannot 
be fully reached. Hence, further analysis will focus on the electron accumulation region of CV 
characteristics. As seen in Fig. 6-3(a), Cgc_eff increased with Vgs and then saturated at high Vgs 
regime. This plateau corresponds to the maximum coupling capacitance when the electron ac-
cumulation is fully formed in the channel. By integrating Cgc_eff(Vgs) with respect to Vgs, the 
accumulation charge (Qacc) can be calculated. It was well fitted by the linear approximation, 
Qaccmax(Cgc_eff)(Vgs-Vth), as plotted in Fig. 6-3(b). Moreover, the same method as for con-
 
Figure 6-3 (a) Cgc_eff(Vgs) curves of a top-gate RN-TFTs at f=10kHz (b) Qacc(Vgs) (symbols) with 
linear fitting lines (max(Cgc_eff)(Vgs-Vth), dotted lines) (c) max(Cgc_eff) and (d) Cgc verses Lmask and 
LC, respectively. 
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ventional silicon based metal-oxide-semiconductor FETs (MOS-FETs) is used in this study to 
estimate gate length reduction, dLcap, from CV measurements (dLmask=dLcap-1.6m in this ap-
proach) as shown in Fig. 6-3(c).[ 489H27, 490H33] The negative dLcap can be explained by an effective 
conduction length longer than gate length in RN-TFTs as a result of percolation between ran-
domly oriented CNTs. Based on dLcap value, two parameters are introduced in this approach, 
the effective length in for CV measurements LC (=Lmask-dLcap) and the overestimation factor 
compared to C2D, Cgc (=C2DWmaskLC/[max(Cgc_eff)]), indicating how much C2D is overestimated 
compared to max(Cgc_eff). In such devices, an average Cgc value was found approximately 
1.22, as displayed in Fig. 6-3(d). However, it is worth mentioning that the linear extrapolation 
method used in Fig. 6-3(c) should be taken with care for random network systems. Indeed, 
dLcap can not be the same for all RN-TFTs and max(Cgc_eff) values could be easily influenced by 
percolation effects, with in fact a finite number of percolation channels. In addition, it may lead 
to a wrong conclusion if one used max(Cgc_eff) directly for device parameter extraction, without 
thorough consideration of dominant current percolation paths in RN-TFTs. In fact, depending 
on their path resistance (Rpath), only a few percolation paths in RN-TFTs may dominantly con-
tribute to carrier transport. For instance, even though all the CNTs are activated during CV 
measurements, they cannot contribute to carrier transport in Ids(Vgs) if they are just electrically 
connected to S or D only, or if they construct a considerably resistive path due to the large 
number of junction (Njc) and its corresponding resistance (Rjc) compared to the most conducting 
current path. Therefore, Qacc in Fig. 6-3(b) can be directly associated to the total number of ac-
tivated CNTs (NCNT) connected to S or D in CV measurement. However, it is underlined that 
Qacc cannot be considered as the charge involved in electrical current measurements in percola-
tion-dominant 2D RN-TFTs. Further discussion about an alternative interpretation of 
max(Cgc_eff) in RN-TFTs will be given below in the numerical simulation section (Chapter 6.5). 
Hence, at first, in absence of any statement, all parameter extractions will be based on C2D and 
max(Cgc_eff) in the following sections. 
6.3.3 Electrical Parameter Evaluation 
Figure 6-4(a) is displaying together four evaluations of the mobility: the field effect 
mobility fe (=max(gm)LmaskVds/[CoxWmask]) and the low-field mobility 0, each of them being 
extracted using either C2D with Lmask or max(Cgc_eff) with LC. They are plotted together as a 
function of Lmask and LC, respectively. It clearly shows that 0 increases slightly when Lmask or 
LC are reduced in both cases. This is because Njc between S and D is decreased and Nch is in-
creased as Lmask is decreased. Therefore, if Lmask is below the mean free path of CNTs 
(CNT1m),[ 491H34] the contribution of Rjc could be shrunk, which would result in an enhancement 
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of the carrier mobility () in RN-TFTs. Moreover, it can be mentioned that  could be much 
improved by synthesizing longer or perfectly aligned CNTs in order to diminish the junction 
effects in the conducting paths.  
 
For Vth evaluation, three methodologies which are standard for MOS-FETs were ap-
plied in this study: 1) linear extrapolation of drain current at the point of maximum gm(Vgs), 2) 
Vgs point of the maximum value of derivative gm, max(dgm), 3) linear extrapolation to zero of 
YFM(Vgs).[492H33] The trend of Vth variation with respect to Lmask is mostly similar regardless of 
the extraction method as plotted in Fig. 6-4(b). In addition, the mobility attenuation factor at 
high transverse field  extracted from YFM(Vgs)[493H27, 494H33] and the subthreshold swing (SS) are 
also presented in Fig. 6-4(c), respectively. Values of  are almost independent of Lmask 
(0.05[V-1]), which implies that Rsd effects might be negligible in such RN-TFTs. Therefore, 
the overall electrical performances of such RN-TFTs are actually limited by transport in the 
CNTs placed underneath the gate and at their junctions. Furthermore, the interface trap density 
(Dit) was calculated from SS by using the following equation:[495H21, 496H35, 497H36] 
 
Figure 6-4 (a) 0 extracted from C2D with Lmask (red lines) and fe from max(Cgc_eff) with LC (blue 
lines), respectively (b) Vth versus Lmask based on various Vth evaluation techniques (c)  (circle) and 
SS (rectangular) with respect to different Lmask (d) Dit extracted from C2D with Lmask (rectangular) and 
max(Cgc_eff) with LC (circle), respectively. 
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where kBT is the thermal energy and q is the electron unit-charge. As presented in Fig. 6-4(d), 
Dit values were ranging from 10
12
 to 10
13
cm
-2eV-1. The gate dielectric was a high- Al2O3 lay-
er. Extracted Dit values will be compared to the surface trap density (Nst) evaluated from LFN 
measurements in the following section (Chapter 6.4). 
39B6.4 Low Frequency Noise Characteristics 
LFN measurements have gained great attention to characterize the charge trapping cen-
ters in the dielectric layer and the minimum detectable signal amplitude.[498H20, 499H37-49] In addition, 
reduction of LFN level is essential for practical electronics such as high-speed or analog devic-
es.[500H20, 501H37, 502H39-41, 503H48] To provide a diagnostic of noise sources of RN-TFTs, LFN measurement 
were carried out as a function of Vgs and Lmask in the low frequency (f) range, from 10Hz up to 
10kHz, in a metal shielding box at room temperature (T=300K). To this end, Programmable 
Point-Probe Noise Measuring System (3PNMS) was employed. As seen in Fig. 6-5(a), the drain 
current power spectral density (PSD) was following the 1/f dependency at Vds=50mV in the 
case of Lmask=7m. With account for high CNT, the total LFN behaviors can be attributed to a 
large ensemble of Lorentzian noise sources based on individual CNTs and/or junctions between 
CNTs.[504H 8, 505H 0] Some previous studies have demonstrated that Schottky barriers at the contact 
between CNTs and S/D electrode have considerable impact on global LFN behavior.[506H42] How-
ever, in such RN-TFTs, Schottky barrier effects were negligible as shown by the Ohmic behav-
ior in N-type output characteristic Ids(Vds) in the small Vds region (see Fig. 6-2(a)), by the con-
stant small value of  regardless of Lmask (see Fig. 6-4(c)), and by the corresponding relatively 
small width-normalized Rsd value (RsdWmask; 40 to 410cm). Considering these factors, 
Schottky barrier effects seemed to be insignificant in our LFN analysis.  
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The drain current normalized LFN-PSD (SIds/Ids
2
) at a given frequency (f=10Hz) and 
SVfb(gm/Ids)
2
 curves are displayed together as a function of Ids and Lmask in Fig. 6-5(b). For the 
sake of LFN analysis, the carrier number fluctuation noise (CNF) model and the carrier number 
and correlated mobility fluctuation (CNF-CMF) model were employed in this study. They are 
defined as follows,  
CNF: 
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where SVfb is the flat-band voltage PSD, eff (=
)(1
0
thgs VV 

) is the effective mobility 
(cm
2V-1s-1), and  is the Coulomb scattering coefficient. The very good consistency between 
the CNF-CMF model and LFN data clearly demonstrates that noise sources do originate from 
the trapping-detrapping of carriers by the traps located in the gate dielectric surrounding the 
surface of CNTs. So far, various dimensions and types of carbon materials have been character-
 
Figure 6-5 (a) LFN-PSD for different Vgs at Vds=50mV (Lmask=7m) (b) Ids normalized LFN-PSD at 
f=10Hz (symbols) with CNF (dotted lines) and CNF-CMF (lines) fitting curves (c) Comparison of 
Nst and Dit versus Lmask and LC, respectively (d) eff depending on different Lmask and LC, respec-
tively. 
 
 
 118 
ized, but as in bulk conductor. As a result, LFN behavior of carbon material has been predicted 
and explained by Hooge’s mobility fluctuation model (HMF=   
22
dsmask
dsHeffH
ds
I
ILf
Vq
NfI
S
ds




, 
where H is Hooge’s constant.)[507H 1] However, HMF cannot be applicable to interpret LFN be-
havior in such devices as studied here. Especially in the subthreshold region, Ids normalized 
LFN-PSD data were flattening instead of increasing when Ids is decreased, as it would be the 
case for HMF. Hence, CNF-CMF is a more proper model to interpret LFN behavior in such 
RN-TFTs from depletion to accumulation region. In addition, the fact that the LFN contribution 
from Rsd to the total LFN was not visible in the high Vgs bias regime is further confirmed, as 
expected previous section. Based on SVfb from Eq. (6-4), Nst and eff were evaluated using 
either C2D or max(Cgc_eff) for different Lmask and LC values, as drawn in Figs 6-5(c) and (d), re-
spectively. Extracted mean values of Nst and eff lie in the range from 10
15
 to 10
16
cm
-2eV-1 
and from 10
6
 to 10
7
 cm
2C-1, respectively. Apparently, Nst values seem to be unrealistic com-
pared to advanced silicon based MOS-FETs (1010cm-2eV-1 in high- dielectrics). However, 
considering only that the ratio between the equivalent number of defects per unit surface 
(NstkBT10
13
cm
-2
) and the surface atom density of CNTs based on CNT and carbon to carbon 
atom distance (1015cm-2) is about 1%, Nst range can be plausible. Nevertheless, it is hard to 
understand why Nst is 10
3
 times larger than Dit extracted from SS. This big discrepancy could 
be mainly explained by a bad evaluation of Cox. As discussed in previous section 6.3.2, even if 
all the CNTs in the active channel are capacitively coupled to the gate, not all of them contrib-
ute to dominant current paths in RN-TFTs. Indeed, a few main percolation paths can play a sig-
nificant role for overall device operation in a 2D RN-TFTs system. Hence, to better understand 
these percolation phenomena and have an improved interpretation of Cox in such complex 2D 
RN-TFTs, a finite 2D numerical percolation simulation was employed in this study. Besides, it 
should be noted that the large value of eff might reflect a stronger Coulomb interaction than 
in silicon based MOSFETs. 
40B6.5 Numerical 2D Percolation Simulation 
6.5.1. Numerical simulation methodology 
In order to account for the random aspects and percolation phenomena in such RN-
TFTs, a homemade simulation methodology was developed based on the generation of sets of 
random arrays followed, for each of them, by the identification of the optimal current paths and 
their conversion into an equivalent circuit, for SPICE simulation of the I-V characteristics. 
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In this approach, a certain number of CNTs (black lines in Fig. 6-6(a)), defined by 
Ntot=CNTLmaskWmask, were randomly generated by selecting center positions (xi, yi) and ori-
entation angles (i) in a finite 2D system (LmaskWmask). We varied CNT, Lmask and Wmask , while 
LCNT=1μm was kept constant for simplicity A representative set of simulation results was pre-
sented in Figs 6-6(a) and (c) (Lmask=Wmask=2m, CNT=20/m
2
). Location of all the junctions 
between CNTs (red circles in Fig. 6-6(c)) and all the distances between two adjacent junctions 
were calculated by a mathematical matrix technique. Based on this matrix information, we can 
determine the percolation connectivity and estimate the shortest path and/or less resistive path, 
namely optimal path(s) from S to D (red lines in Fig. 6-6(c)), by using a modified Floyd’s algo-
rithm[ 508H 2] with account for Njc, Rpath, and the total length of a single conduction path (Lpath) from 
the i
th
 to the j
th
 CNT connected to S and D, respectively (see the blue dotted lines in Fig. 6-
6(c)).[509H 2-55] As a first step, to have a percolation probability (P), we further assumed that the 
CNTs have a different resistance depending on their effective contribution to the conduction 
channel length (ld) along Lpath. This resistance is simply defined as RCNT(ld)=(4q
2
/h)
-1
(1+ld/CNT) 
in the high gate bias regime, where h is the Planck constant.[510H34] Moreover, all Rjc are assumed 
identical with a median value taken from previous experimental results obtained between semi-
conducting CNTs, Rjc=(0.01q
2
/h)
-1
.[511H 6] By this manner, P was repeatedly computed in terms of 
 
Figure 6-6 (a) A representative randomly generated set of 2D RN-TFTs (in case of Lmask=Wmask=2μm, 
CNT=#20/μm
2
 and LCNT=1μm) (b) P dependency on CNT as a function of Lmask for fixed Wmask=2μm 
(top) and P as a function of Wmask for fixed Lmask=2μm (bottom) (c) Visualized all possible optimal 
pathways (red lines) from CNTs directly connected to S to D electrode (blue dotted line) in the case 
of Figure 6(a). (Junction points between CNTs: small red circles) 
 
 120 
Lmask, Wmask, and CNT in 2D finite system, as plotted in Fig. 6-6(b). The results were well fitted 
with the modified error function (erf) defined as follows, 
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   (6-5), 
where th is the percolation threshold, and  is the standard deviation of distribution density. 
For more details in percolation results and simulation method, see Ref.[512H 5]. Results clearly in-
dicate that the percolation process is following a standard Gaussian distribution and that there is 
a much stronger dependency on Wmask than Lmask. Based on such behaviors, we can readily de-
termine that the fabricated RN-TFTs were quite far from th and that percolation effects need to 
be accounted. In order to visualize optimal pathways from S to D in the generated set of Fig. 6-
6(a), we indicated all the possible smallest resistive (optimal) pathways with red lines in Fig. 6-
6(c). It clearly demonstrates that even if all CNTs are connected to each other in an active gate 
channel area, due to high CNT, the number of CNTs to make the most conducting paths from 
the i
th
 to the j
th
 CNT connected to S and D is only a small portion of Ntot. 
 
Secondly, to have a better picture for percolation phenomenon and interpretation of Cox 
in such complex 2D random network system, we introduced three indicators. The relative quan-
tity of CNTs that bring high enough contribution to drain current (PRCNT; the number of red 
sticks in each test set divided by Ntot), the total sum of ld for these PRCNT nanotubes 
(  deff lL ), and the maximum number of channels (Max.Nch=Leff/Lmask) that would be ob-
 
Figure 6-7 (a) PRCNT and corresponding Leff (top), and Max.Nch (bottom) depending on Lmask with 
fixed Wmask=3μm (b) Same parameters depending on Wmask with fixed Lmask=3μm. 
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tained by assuming that the CNTs counted in PRCNT are perfectly aligned in the channels. As 
seen in Fig. 6-7(a), PRCNT is decreased as Lmask is increased due to reduced percolation proba-
bility P in long channels. In other words, higher CNT should be needed to reach the percolation 
in longer Lmask devices compared to shorter Lmask ones. For this reason, PRCNT and Max.Nch are 
decreased as Lmask is increased. On the contrary, as displayed in Fig. 6-7(b), PRCNT is almost 
linearly increasing as Wmask is increased. It can be explained by the fact that if Wmask is widened 
twice, there is twice as much chance to build percolation paths in the channel. Hence, PRCNT 
and Max.Nch can be increased owing to the increased P. With account for the simulation tenden-
cy, we can expect Max.Nch for experimental results assuming that all the CNTs are perfectly 
aligned and mainly participating to a conduction path. By this approximation, the width density 
DW (=Max.Nch/Wmask) can be readily obtained.  
 
For comparison of the Dw values based on C2D, max(Cgc_eff) and simulation results, the 
following relations 1) DW_C2D=C2D/C1D, 2) DW_max(Cgc_eff)=max(Cgc_eff)/C1D, and 3) 
 
Figure 6-8 (a) DW based on C2D, max(Cgc_eff), and CSim (b) Nst and Dit extracted from CSim (c) Com-
parison the effective DW_Csim between Lmask=2μm and Lmask=10μm with fixed Wmask=5μm in random 
network system. (Simplified electrical equivalent circuit was displayed) 
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DW_Csim=Max.Nch/Wmask were used, respectively, as displayed in Fig. 6-8(a). Especially, to ob-
tain the gate coupling capacitance (CSim) based on the simulation results, DW_Csim was applied to 
rigorous CNT capacitance model for perfectly aligned system. To confirm the effectiveness of 
CSim, Nst and Dit were recalculated and compared together in Fig. 6-8(b). The discrepancy be-
tween the two values was reduced by one decade, but still remains large. It can be attributed to 
the overestimation of Nch arising from the assumption that all the CNTs are perfectly aligned in 
the channel and participating to carrier transport. In addition, we counted all possible pathways 
from S to D regardless of Rpath. Indeed, if few junctions are more existing compared to the most 
conducting percolation path, it will not have a significant impact on the total current. Moreover, 
as displayed in Fig. 6-8(c), there are not many low-resistance conduction paths when Lmask is 
increased. This is due to the fact that current concentrates towards a few optimal and dominant 
CNT paths, which are shared by the different channels. Therefore, in realistic situation, DW can 
be much smaller than in our previous assumption of a perfectly aligned system. 
6.5.2. Spice Simulation 
SPICE simulator has been employed for complex circuit analysis including active and 
passive devices for various purposes of users.[513H 3] It is a very efficient, easy to access and pow-
erful tool to find a desired solution. To take advantage of these virtues, we converted the previ-
ously generated sets of RN-TFTs into a netlist for SPICE simulator. The aim is to obtain an ac-
curate electrical equivalent circuit of RN-TFTs containing circuit parameter information such as 
Vds and Vgs bias conditions, connectivity among all nodes, a proper model for CNTs including 
Rjc, Rsd, ld of each CNT, and various electrical parameters to reflect desired model. For the sake 
of simplicity, we adopted an ideal silicon based n-type FETs instead of precise single-walled 
CNT model. This is sufficient to demonstrate this methodology. (See the below Fig. 6-9) 
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As a reference data, various transfer and output curves of the used model are displayed 
in the insets of Fig. 6-10 with Vds=50mV, ld=5μm, d=1nm. Remember, however, that each CNT 
contributing to the current will feature different parameters, especially in what concerns ld and 
Vds. Typical Ids(Vgs) and Ids(Vds) FET characteristics, simulated for the generated RN-TFTs 
(Lmask=Wmask=3μm) are plotted in Figs 6-10(a) and (b) for different values of CNT. The linear 
and non-linear behaviors of test sets of RN-TFTs are successfully monitored. 
 
A methodology to simulate 2D random networks of CNTs by combination with SPICE 
simulation was demonstrated to simulate their electrical properties. This methodology was 
demonstrated with various geometry factors. Percolation probability was simulated and its de-
 
Figure 6-10 SPICE simulation results of (a) transfer curves Ids(Vgs) and (b) output characteristics de-
pending on different CNT based on ld.(Lmask=Wmask=3μm) 
 
 
Figure 6-9. Various electrical parameter list of N-type silicon semiconducting NW in P-Spice simula-
tor and its corresponding representative transfer curves. (Vds=50mV, silicon channel length and width 
are 5m and 1nm, respectively.)  
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pendence to CNT was well-fitted with an error function. Moreover, to find out the optimal cur-
rent paths into complex connectivity patterns, we accounted for a detailed electrical model in-
cluding the resistivity of each conductive segment in each path, number of junctions, junctions 
and contact resistances (with parameters ld, Njc, Rjc and Rsd). It was then possible to evaluate the 
percentage of CNTs that effectively contribute to current and the maximum number of conduc-
tion pathway(s) for Cgc evaluation. Finally, to extend usability and accessibility, a SPICE simu-
lator was employed. To do this, test sets of RN-TFTs were converted into their equivalent elec-
trical circuits and simulated. This methodology is versatile and can be used for 2D random net-
work systems based on conducting NWs, CNTs, nano-fibers and composites, for many elec-
tronic applications such as thin film transistors, bio/gas sensors and transparent electrodes. Giv-
en an equivalent model for the elementary nanostructure involved in the network, our method-
ology permits an electrical study of random networks of such nanostructures which can be di-
rectly applied for practical application. 
41B6.6 Effective Gate Coupling Capacitance Model 
Within previous chapters, static and LFN characteristics were investigated based on dif-
ferent capacitance model, C2D, max(Cgc_eff), and CSim. However, there was still inconsistency 
between Dit and Nst regardless of approaches. It can be mainly explained by the overestimated 
Nch, however, the effective gate coupling capacitance (Ceff) in RN-TFTs is still ambiguous. With 
account for all aspects discussed in previous sections, we can propose that C1D could be a much 
realistic capacitance model than C2D for the evaluation of Cox, and even more realistic than 
measured Cgc and CSim in 2D RN-TFT system. This is because the main conduction mechanism 
in such system was based on 1D semiconducting CNTs (not metallic CNTs) and few percola-
tion pathways were able to dominantly participate to carrier transport through 1D CNTs. Hence, 
to qualitatively demonstrate this approach, firstly we plotted a simplified schematic of our con-
cept in inset of Fig. 6-11(a). If we consider that screening and coupling effects are bringing a 
relative small contribution to total effective gate capacitance with a random network configura-
tion, the effective total length (Ltot) can be evaluated from max(Cgc_eff) and the 1D capacitance 
C1D (=20r/ln(4t/d)). To this end, we defined six parameters: 1) LS and CS; the total sum of 
length of CNTs (LS= j S jL ) and its corresponding capacitance (CS= j S jC ) which are elec-
trically connected to S only, 2) LD and CD; as the same definitions for D only (LD= j D jL and 
CD= j D jC ), 3) LSD and CSD; as the same definitions for S and D simultaneously only 
(LSD= j SD jL and CSD= j SD jC ), respectively. The sum of these lengths and capacitances 
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should be equal to Ltot (LS+LD+LSD) and max(Cgc_eff) (CS+CD+CSD), respectively. Note that 
the capacitance contribution from isolated CNTs can be excluded by employing the split CV 
method. By this way, Ceff in RN-TFTs should be defined by only accounting for LSD and CSD as 
defined below,  
D
tot
effgc
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   (6-6). 
Secondly, we notice that 0 or fe should take similar values in RN-TFTs and in 1D 
CNT-FETs for Lmask=2m, with maximum reported values fe10
5
cm
2V-1s-1 at room tempera-
ture. Indeed, if we use C2D or max(Cgc_eff) for fe evaluation owing to the large number of Nch 
resulting from high CNT, the effective impacts of Njc and Rjc on 0 (or fe) can be neglected 
with the compatible LCNT and CNT with Lmask in such RN-TFTs. Furthermore, Rsd effects were 
already excluded by YFM technique. Therefore, it is apparent that this severe underestimation 
of 0 (or fe) in such RN-TFTs compared to that of 1D CNT-FETs should mainly result from 
bad Cox evaluation.  
Third, the theoretical capacitance range obtained from between Eqs (6-2) and (6-4) to 
make Nst coincided with Dit should have following relation, 
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Based on this approach, we revisited the previous parameter extraction procedures with 
C1D. As presented in Figs 6-11(a) and (b), 0 and fe were found in a range from 
0.561.12103cm2V-1s-1 and Dit and Nst were lying approximately around 10
7108cm-1eV-1, 
respectively. Mobility dependence with Lmask shows similar trend as in chapter 6.3.3, but the 
values are more realistic, one or two decade smaller than for 1D CNT-FETs due to junction ef-
fects between CNTs in our 2D RN-TFTs. In addition, the big discrepancy between Dit and Nst is 
now fully removed. Furthermore, it is a few times larger than Nst calculated from LFN ampli-
tude data from previous works on 1D CNT-FETs with high-k dielectrics. This could be another 
important evidence to prove the effectiveness of this approach. Indeed, when Nch is close to 1, 
Nst in multi-channel should be Nch times smaller to get the same Ids-normalized LFN-PSD. This 
is basically why LFN has a larger relative impact in small scaled devices than in large-scaled 
devices in device physics. Therefore, the fact that the value of Nst extracted from 2D RN-TFTs 
were only a few times larger than that of 1D CNT-TFTs means that there might be only a few 
conduction paths in the channel or LFN stemming from the junctions between CNTs could be 
added to the total LFN behavior. 
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Besides, it is worth mentioning that Ltot and the experimentally measured CNT can be 
estimated by Ltotmax(Cgc_eff)/C1D and (Ltot/LCNT)/(LmaskWmask), respectively. This could be an-
other alternative method to evaluate the effective CNT based on the split-CV technique incorpo-
rated with C1D instead of using an optical image processing method. 
 
42B6.7 Conclusion 
Static and LFN characterizations of RN-TFTs were presented for different gate lengths 
in this chapter. To exclude Rsd effects, the YFM method was applied for the extraction of elec-
trical parameters such as 0, Vth, and Rsd. To get rid of the capacitance effects originated from 
isolated CNTs islands and to directly measure Cgc, the split CV measurement technique was 
used. Moreover, to get a better interpretation of Cgc in percolation-dominated 2D RN-TFTs, a 
homemade 2D finite numerical simulation by combination with SPICE simulation was devel-
oped. LFN measurements also were carried out and the results were well interpreted by the car-
rier number fluctuations with correlated mobility fluctuation (CNF-CMF) model. A detailed 
analysis of Nst and eff was firstly carried out based on various capacitance models. Finally, a 
C1D based model was suggested and applied. It provided better consistency between all electri-
cal parameters based on experimental and simulation results. This C1D based model was found 
the most appropriate model to evaluate the electrical parameters in both static and LFN behav-
iors in n-type 2D RN-TFTs. 
 
 
 
Figure 6-11 0 and fe extracted from C1D (inset: simplified device configuration of RN-TFTs for the 
split CV measurements) (b) Recalculated Nst and Dit with C1D versus Lmask, respectively.  
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Figure 6-12. Poster for 2013 ULIS conference 
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Chapter 7 Abstract 
The thermoelectric power (TEP) of single walled carbon nanotube (SWCNT) thin films 
in pure metallic SWCNT (m-SWCNT) and pure semiconducting SWCNT (s-SWCNT) networks 
as well as in m- and s-SWCNT mixtures is investigated. The TEP measured on the pure s-
SWCNT film (88μV/K) is found to be almost seven times higher than that of the m-SWCNTs 
(13μV/K). Moreover, a quasi-linear increase of TEP of the mixed SWCNT networks is ob-
served as the fraction of s-SWCNTs is increased. The experimentally determined relationship 
between TEP and the fraction of s-SWCNTs in the mixture allows fast and simple quantitative 
analysis of the s:m ratio in any as-prepared heterogeneous SWCNT network. Furthermore, a 
semi-empirical model analyzing the effect of the inter-tube junctions is proposed and applied to 
describe the thermoelectric behavior of the prepared SWCNT networks. The results of calcula-
tions match well with the experimental data and clearly demonstrate that the measured TEP of 
thin SWCNT films is mainly controlled by the inter-tube junctions. 
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43B7.1 Introduction 
Single walled carbon nanotube (SWCNT) thin film networks have been investigated 
for use in a variety of applications such as solar cells,[514H , 515H2] field-effect transistors,[516H3, 517H4] 
photovoltaics,[518H ] flat-panel displays[519H6], and thermoelectric power generators.[520H7-9] In particular, 
SWCNT thin films are considered as attractive candidates to replace traditional transparent 
conducting oxides (TCOs) such as In2O3:Sn, SnO2:F, or ZnO:Al[521H 0] due to their low cost fabri-
cation, high flexibility, and non-toxicity. In order to fully realize the potential of SWCNT net-
works for flexible devices, a fundamental understanding of the inherent electrical and thermal 
transport properties is essential. For this reason, many research groups have considered 
SWCNT network morphology,[ 5 2 2 H11] chemical dopants,[ 5 2 3 H12, 5 2 4 H13] surface defects,[ 5 2 5 H14] tube 
chiralities,[526H15] and band structure[527H15] in their studies. But there are still questions remained to 
be clarified in the random SWCNT network, especially the effect of inter-tube junctions on the 
network electrical and thermal transport. In addition, the electronic type of tubes and the ratio 
between m-SWCNTs and s-SWCNTs in a network can significantly modify its electri-
cal/thermal properties. Therefore, mono-dispersed SWCNTs are expected to improve the elec-
tronic homogeneity of the films in terms of performance optimization. 
The electrical conductivity of SWCNT thin films with homogeneous electronic type and 
precisely tuned ratios of m- and s-SWCNTs has been studied by several research groups.[528H10, 529H
16-18] However, the effect of electronic type on the thermoelectric power (TEP) of thin film
s was not reported so far. Moreover, the commonly fabricated entangled SWCNT networks 
were assumed to be a heterogeneous mixture of m-SWCNTs and s-SWCNTs in a ratio of 1:2. 
The measured TEP of such films was a result of ensemble effects stemming from both m- and 
s-SWCNTs. As a consequence, large differences of TEP arising from diverse m:s ratios in het-
erogeneous SWCNT networks were observed.[530H19-21] This chapter will mainly describe the 
thermoelectric properties of the SWCNT thin films of mono-dispersed m- and s-SWCNTs and 
their mixtures with defined m:s ratios. By considering the role of inter-tube junctions in the TEP, 
our investigations can contribute to the elucidation of the transport mechanism through 
SWCNT networks towards optimization of thermoelectric materials based on SWCNT net-
works. 
44B7.2 Sample Preparation and Measurement Method 
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Sample Preparation: The mono-dispersed m- and s-SWCNTs with a purity higher than 
99% used in this study were synthesized by the arc-discharge procedure and purchased in form 
of dispersion with 1wt% surfactant from NanoIntegris Inc. The separation of SWCNTs into 
pure electronic types was performed by a density gradient ultracentrifugation. The mean length 
of the s-SWCNTs was 1μm (See an inset of Fig. 7-1(b)), while that of the m-SWCNTs was 
0.5μm. The average diameter of the both types of tubes was 1.4nm. The SWCNT concentra-
tion in the both solutions was 0.001 mg/ml. The flexible SWCNT thin films of mono-dispersed 
m- and s-SWCNTs and their mixtures with varying m:s ratio were prepared by vacuum filtra-
tion of 10mL of homogeneous electronic type SWCNT dispersions and 10mL of corresponding 
mixture using a PC membrane (pore size 0.4μm, Millipore). The surfactant was removed by 
rinsing several times with de-ionized water. The SWCNT thin films deposited on the membrane 
were dried at 80°C for 30min to evaporate water. 
Measurement Set-up The surface morphology of the prepared SWCNT thin films was 
observed by using a scanning electron microscope (SEM, Hitachi S-4800). To confirm the ratio 
of the m- and s-SWCNTs in the prepared mixtures the UV-vis-NIR absorption spectra (Cary 
5000) were analyzed. To measure the electrical conductivity, the SWCNT thin films supported 
by the PC membrane were cut into narrow strips, typically 10×30 mm. Each sample was then 
pressure-contacted with four parallel metallic wires to perform the standard four probe meas-
urement at room temperature. Current-voltage (I-V) sweeps were carried out using a Keithley 
238 as the current source and a 34401A multi-meter from Hewlett-Packard (HP) for the voltage 
measurement.  
Based on the geometrical factors and the slope of I-V curve, the electrical conductivity 
of the SWCNT samples was determined. For the TEP measurements, a temperature gradient 
 
Figure 7-1 Representative SEM images of high-purity (a) m-SWCNT (b) and s-SWCNT thin films, 
respectively. Insets show their photographs after filtration. Additionally, atomic force microscope 
image of s-SWCNTs also presented in inset (b). 
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(ΔT) was induced along the film stripe by heating one end and leaving the other end to be ex-
posed to air. Two platinum (Pt 100Ω) resistors were clamped with electrical contacts at both 
ends of the sample to measure temperature. TEP (called also Seebeck coefficient, S) was then 
calculated from the following expression, S=-ΔV/ΔT, where ΔV is the thermoelectric voltage 
induced by ΔT. The error bars represent a variation of single measurements upon different sam-
ples of the same kind. 
45B7.3 Optical UV-vis-NIR Range Analysis of Precisely Tuned Ratio of 
Semiconducting and Metallic SWCNTs 
The properties of mono-dispersed m- and s-SWCNT networks will be characterized in 
detail at first in order to simply exclude the Schottky junction effect between metallic and 
semiconducting tubes. Figures 7-1(a) and (b) show the SEM images of high purity m- and s-
SWCNT thin films deposited on the polycarbonate (PC) membrane, respectively. Their corre-
sponding photographs in insets display the typical green color of the m-SWCNT thin films and 
the brown color of the s-SWCNT thin films, respectively. The microscopic structure, especially 
the surface morphology appears very similar for both types of SWCNT films. Long, narrow and 
interwoven bundles forming uniform, pure, impurity free networks with a high density of inter-
tube junctions are clearly visible. 
 
To prove the quality of the homogeneous electronic type, the SWCNT absorption 
measurement of the purchased dispersions in the UV-vis-NIR range was carried out. The corre-
sponding spectra are presented in Figure 7-2(a). The clearly separated with a deep plateau be-
tween the absorption peaks attributed to the electronic transitions between the van Hove singu-
larities for semiconducting tubes S22 (900-1270nm) and S33 (450-630nm) are characteristic for 
 
Figure 7-2 (a) The UV-vis-NIR absorbance of the type separated m- and s-SWCNT dispersions and 
(b) that of the mixtures with varying m:s ratio. 
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mono-dispersed semiconducting samples.[ 5 3 1 H22, 5 3 2 H 3] Also the high intensity peak M11 (600-
850nm) without any side bands in the spectrum of metallic tubes indicates high purity samples. 
Based on these results, we measured the UV-vis-NIR absorption spectra of SWCNT mixtures 
with tuning the m:s ratio. The systematic changes in the spectra exhibiting two isosbestic points 
clearly demonstrate the presence of two chemical species showing absorption proportional to 
their concentration (Fig. 7-2(b)). As a consequence, the ratio of integrated area underneath the 
M11 and the S22 absorption bands
 
reflects the m:s ratio in the mixed SWCNT samples.[533H10, 534H24] 
Hence, with account for results of Figs 7-2(a) and (b), the precision of m:s ratio of SWCNT can 
be clearly confirmed. 
46B7.4 Theoretical Modeling with account for the Effect of Junction TEP 
in Mono-dispersed SWCNT networks 
The TEP expressed by the Seebeck coefficient S and electrical conductivity of the type 
separated m- and s-SWCNT thin films are presented in Fig. 7-3. The electrical conductivity of 
our SWCNT films was about 270 S/cm for s-SWCNTs and 300 S/cm for m-SWCNTs, giving a 
conductivity ratio σs/σm=0.77. A high TEP was measured for s-SWCNTs (88μV/K) and a rela-
tively low for m-SWCNT thin films (13μV/K). The literature data reveal that the measured 
TEP of an individual semiconducting SWCNT and of graphite is 42μV/K[535H25]  and 
10μV/K,[536H26] respectively. While the TEP of the m-SWCNT network can be comparable with 
that of graphite, it is underlined that there is a quite big discrepancy between the TEP of the 
individual s-SWCNT and that of here measured s-SWCNT network. Since the TEP is inde-
pendent of any geometrical factors, the found deviation range of 46μV/K can only be ex-
plained by the contribution from the inter-tube junctions. Hence, a special attention to the TEP 
of junctions was paid for discussing the TEP of the prepared thin SWCNT films. 
 
 
Figure 7-3 The measured TEP and electrical conductivity of the type separated m- and s-SWCNT thin 
films. 
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To understand thermoelectric transport through SWCNT thin films we developed a 
simplified TEP model assuming that a typical mono-dispersed SWCNT thin film is composed 
of numerous individual or bundled nanotubes with junctions between them which connected in 
series. Both the tubes and the junctions can contribute to the total TEP. To visualize the real 
situation of s-SWCNT random network, a numerical simulation was employed. Details of this 
methodology are explained elsewhere.[537H27]
 
A representative schematic of randomly generated s-
SWCNTs is depicted in Fig. 7-4. (In this simulation, the density of CNTs is 20/m2, the length 
of CNT is 1m accounting for real CNT dimension, and the film area is defined as 2m (film 
width)  10m (film length), respectively.) Taking into account the fact that the TEP is inde-
pendent of geometrical factors, we assume for the sake of simplicity that the chirality (n, m), 
diameter, and tube length are identical. The TEP generated by an individual s-SWCNT is de-
noted as Ss, whereas the TEP arising from a junction is described by Sj. According to Kaiser’s 
report,[538H28] the TEP of hetero-structure material connected in series is weighted by the thermal 
resistances of each component. Thus, by considering the tubes and junctions separately, the 
total TEP of the thin film (St) can be expressed as: 
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where Rs and Ss are the thermal resistance and the TEP of s-SWCNT, Rji and Sji are that of i
th
 
junctions, and Rt is the total thermal resistance of the conduction path in series as displayed in 
Fig. 7-4. Furthermore, similar with the Ohms law, the temperature difference (ΔTd) is propor-
tional to the thermal resistance (R), which can be given by: 
R
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  (7-3), 
where 

Q  is the thermal current induced by the heat transport. In fact, the heat transport can be 
contributed by phonons and also by carriers in material. However, in a random network system, 
the latter one can be dominant due to an extremely small contact area at the inter-tube section 
and a highly disordered situation. Further, in detail analysis will be presented in later paragraph. 
Combining Eqs (7-1)(7-3), St can be summarized as: 
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where T and Tji are the temperature differences of the entire SWCNT network and i
th
 junc-
tion, respectively.  
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Besides, To quantify the junction contribution to the total TEP in detail, we estab-
lished a specific cell in a SWCNT network which consists of half of two adjacent individual 
nanotubes with a junction as illustrated in the top of Fig. 7-5. The temperature difference of the 
cell is Tsc and η = Tj/Tsc describes the coefficient related to phonon scattering and electron-
ic tunneling at each junction. By assuming that numerous identical specific cells (N) are con-
nected in series, as in the bottom of Fig. 7-5, the temperature difference of the network can be 
written as: 
T=ηTscN+(1-η)Tsc(N+1)   (7-5) 
The first term of Eq. 7-5 represents the sum of temperature drops at each junction and 
the second term represents the sum of temperature drops along nanotubes in a single path in the 
network. An additional parameter  was introduced to describe the effect of junctions; it de-
scribes a contribution due to the temperature difference arising from all junctions to the total 
temperature gradient in the network. 
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After insertion of Eq. (7-6) into Eq. (7-4), the total TEP of the thin films can be expressed as:  
 sjst SSSS           (7-7) 
 
Figure 7-4 A representative random network generated by a numerical simulation (top) and one of 
dominant paths in s-SWCNT network for TEP calculation (bottom). 
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The TEP as an intrinsic property of a material is independent on material dimensions. 
Therefore, St and Ss must be constant in an ideal case when the individual nanotubes and the 
junctions are identical. Based on Eq. (7-7), the TEP of junctions is a function of η and the num-
ber of junctions N in the network. As already mentioned, the TEP of our pure s-SWCNT net-
work achieved value of 88μV/K, which is twice as high as the TEP of one individual s-
SWCNT (42μV/K) at 300K[539H25] suggesting the contribution of the inter-tube junctions to the 
measured TEP of the s-SWCNT thin films. We analyzed the dependence of the junction TEP, 
Sj on the parameter η and the number of junctions N, which are plotted in Fig. 7-6. In our net-
works the minimum number of junctions estimated through dividing the length of film by the 
length of individual s-SWCNT is 10
4
. It can be clearly seen that the junction TEP does not 
change with the number of junctions, except for N < 10, and only slightly changes for 0.5 <  < 
0.8. It is worth to notice that the TEP for one junction was found to be 1mV/K; however, this 
value has no physical meaning in this study since the value of  is likely to be close to 1 (as 
shown further).  
 
Figure 7-5 Definition of a specific cell (top), and a schematic of the specific cell in one ideal path 
(bottom), where the whole film composed of such numerous identical cells. Thus, the total TEP is 
obtained from the contribution of TEP from each cell. 
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The temperature dropping across a single junction associated with phonon scattering 
and electronic tunneling effect, is determined by the interfacial thermal resistance between 
nanotubes.[540H29-31] As reported by Zhong et al,[541H32] the heat transfer across the interface can be 
expressed as: 
A
Rq
T j 
    
(7-8) 
where R is the thermal interfacial resistance, A is the area of the interface, and q is the heat flow 
rate across the interface. Due to the tubular structure of nanotubes, the contact area A is ex-
tremely small. The distortion of the nanotube lattice at the contact point results in a dramatical-
ly increased phonon scattering. Hence, the heat transport through lattice vibrations along the 
tube can be severely blocked at the junction. In addition, the high inter-tube barriers localize the 
majority of carriers at the junction decreasing significantly the electronic heat transport. Both 
influences increase the thermal interfacial resistance. Based on aforementioned two main ef-
fects, we can conclude that the temperature dropping across interface ΔTj is dominant compared 
with that of specific cell ΔTsc, the value of η can be close to 1. Taking into account the numer-
ous junctions in the dense SWCNT networks, the junction TEP was estimated to be in the range 
of 90-120μV/K, while the junction TEP of m-SWCNTs networks was about 13.3-15μV/K. 
47B .5 TEP Characteristics of Precisely Tuned Ratio of Semiconducting 
and Metallic SWCNTs 
The SWCNT networks can be described as highly conductive quantum wires with 
tunneling barriers between individual wires.[542H10] In the mixed type of SWCNTs three types of 
 
Figure 7-6 The calculated junction TEP as a function of the number of junctions (N) and factor η 
=Tj/Tsc. 
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junctions composed of m-m, s-s and m-s SWCNTs exist. The junctions of the same electronic 
type of tubes m-m and s-s are formed through tunneling Ohmic contacts, while the resistance of 
m-s junctions is expected to be orders of magnitudes higher due to the tunneling Schottky con-
tacts.[543H 3] Therefore, in the network of mixed m- and s-SWCNTs numerous percolation paths 
are possible for the thermal transport. However, the mobile charge carriers always move via the 
lowest resistive percolation paths.[544H27] For this reason, we assume that the conduction in the 
mixed thin films occurs preferentially through parallel paths of the same electronic type of 
SWCNTs, and the fraction of percolation paths is similar with the m:s ratio in the mixture. Thus, 
the TEP in parallel connection mode can be calculated as following equations: 
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where σj and Sj are the electrical conductance and TEP of the j
th
 percolated conduction path, 
and σ is the conductance of the entire thin film. It is known that the electrical conductivity of 
m- and s-SWCNT networks is dominated by the junction barriers rather than the number of de-
localized charge carriers.[545H10] Furthermore, the transmission probabilities through junctions in 
s-SWCNTs and m-SWCNTs are comparable, and the electrical conductivity ratio between the 
s- and m-SWCNT thin films (γ) is commonly determined to be between 0.25 and 1.[546H33] The 
electrical conductivity of our SWCNT films was about 270 S/cm for s-SWCNTs and 300 S/cm 
for m-SWCNTs giving γ equal to 0.77.  
Figure 7-7(a) shows the measured TEP of thin SWCNT films containing precisely ad-
justed fractions of s-SWCNTs in the mixed networks. The results demonstrate that the TEP al-
most linearly increased concomitantly with the increasing s-SWCNT ratio in the thin film. The 
solid line represents the calculated TEP by using Eqs (7-9) and (7-10) with the electrical con-
ductivities of mono-dispersed films and their ratio γ = 0.77. The numerical calculation results 
show an almost perfect coincidence with the experimental data. For comparison, we calculated 
the TEP of mixed SWCNT networks taking into account several ratios of electrical conductivi-
ties from the range 0.25~1 as suggested for SWCNT networks like bucky papers.[547H33] The ob-
tained TEP curves as a function of varying fractions of s-SWCNTs are presented in Fig. 7-7(b). 
Significant deviations from the experimental results are clearly visible. These calculations re-
veal that the difference of electrical conductivity between m- and s-SWCNT networks plays an 
important role in the determination of the TEP of mixed SWCNT thin films. Generally, the as-
produced SWCNTs consist of a heterogeneous mixture of nanotubes with a ratio of m- and s-
SWCNTs being ca.1:2. Therefore, we also calculated the TEP of such commonly fabricated 
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SWCNT thin films as a function of γ, and plotted the results in Fig. 7-7(c). The calculated val-
ues of TEP at the fixed proportion are in the range of 35~62μV/K, which is in a good agreement 
with our previously measured TEP of a bucky paper (40μV/K).[548H34]  
Finally, the TEP values for a series of our artificially mixed SWCNT samples various 
γ were simulated and plotted in Fig. 7-7(d). The electrical conductivity ratio γ > 0.25 correlates 
with the previously reported data for SWCNT films.[549H27, 550H33]
 It seems to be that γ = 0.25 is 
the lowest limit of the conductivity ratio in the real as-prepared heterogeneous SWCNT 
networks. Using the experimental and simulated data shown in Fig. 7-7(a), the ratio of s- to m-
SWCNTs in a mixed network of any SWCNT sample can be estimated from the measured TEP. 
In fact, such model can be applied to any conducting nanowire networks for theoretical analysis 
of junction TEP in thermoelectric materials. 
 
48B7.6 Conclusion 
The TEP of mono-dispersed m-SWCNT and s-SWCNT thin films was investigated 
theoretically and experimentally. SWCNT thin films consisting of precisely adjusted ratios of 
 
Figure 7-7 (a) The experimental and calculated TEP as a function of the s-SWCNT fraction in the 
mixed thin films (b) The fitting curves of the TEP in the mixed SWCNT films depending on 
γ=(σs/σm) (c) Example of the simulated TEP for a SWCNT film with a m:s ratio equal to 1:2 as a 
function of γ, (d) and the corresponding fitting curves of TEP versus γ for different fractions of s-
SWCNTs in the films. 
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m- and s-SWCNTs showed a quasi-linear enhancement of TEP with an increasing fraction of s-
SWCNTs in the prepared mixtures. The experimental data were supported by theoretical calcu-
lations which involved the ratio of pure m- and s-SWCNTs in a network and the ratio of result-
ing electrical conductivity (σs/σm0.77). A theoretical TEP model was developed to demonstrate 
the junction effect in SWCNT networks and its contribution to the total TEP of SWCNT thin 
films. The theoretical results show a good agreement with the experimental data, and indicate 
that the total TEP is dominated by the TEP of the inter-tube junctions. Our proposed model is 
beneficial for estimation of junction TEP in any type of SWCNT network. The relationship be-
tween TEP and the fraction of s-SWCNTs in SWCNT films, determined here, allows a simple 
estimation of the s:m ratio for any mixed SWCNT film by measuring its TEP. 
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8. Conclusion 
We have explored various electrical characteristics based on I-V, C-V, low frequency 
noise (LFN), and low temperature measurement with a numerical simulation for top-down and 
bottom-up devices, respectively. Particularly, as a possible emerging candidate for more than 
Moore, heavily doped junctionless transistors (JLTs) fabricated at CAE-LETI on (100) SOI wa-
fers and bottom-up nanoscaled devices such as quasi-1D tin-oxide (SnO2) nanowire FETs and -
2D single-walled carbon nanotube (SWCNT) random network thin film transistors were exten-
sively investigated.  
The trend of semiconductor industry with current CMOS (Complementary metal-
oxide-semiconductor) scaling issues arisen from short channel effects (SCEs) and advanced 
MOSFET technologies were briefly described in chapter 1. 
In chapter 2, the relevant theoretical backgrounds and various electrical parameter ex-
traction methodologies were introduced with account for the fundamental long channel N-type 
MOSFET analytical model (SPICE 1 model). Details of the Y-function method (YFM) were 
also presented as well. Device characterization methods based the split C-V technique were 
introduced to evaluate oxide capacitance (Cox), doping concentration (ND for N-type and NA for 
P-type) and the position of VFB, respectively. Furthermore, representative LFN theoretical mod-
els such as Hooge mobility fluctuation model (HMF), carrier number fluctuation model (CNF), 
and carrier number fluctuation correlated mobility fluctuation model (CNF-CMF) were dis-
cussed. 
Chapter 3 demonstrated a numerical percolation simulation methodology based on 
modified Floyd’s algorism taking into account for the random aspects and percolation dominant 
phenomena in two-dimensional (2D) conducting nanowire random networks. The results were 
systematically analyzed in terms of several factors such as the resistivity of each conductive 
segment in each path the number of junctions, and contact resistances. Percolation probability 
was simulated as well and its dependence to the density of conducting wire (CW) was well-
fitted with an error function. Finally, to extend usability and accessibility, a SPICE simulator 
was employed and demonstrated.  
Chapter 4 discussed about the low-temperature characteristics (77K350K) of flat-band 
(VFB) and low-field mobility (0) in planar and tri-gate nanowire JLTs. To this end, CV, IV, 
LFN, cryogenic and dual-gate coupling measurements were carried out. The position of VFB 
was determined and compared based on various experimental results and theoretical model, 
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respectively. Moreover, to have an insight into the transport mechanism of JLTs throughout an 
analysis of the temperature dependence of the low-field mobility, VFB and the charge based 
analytical model of JLTs were taken into account for the different conduction region and type 
of JLTs. The role of neutral defects scattering was found the most limiting factor concerning 
the degradation with small gate length of low-field mobility in both planar and tri-gate nan-
owire JLTs.  
Chapter 5 presented the channel access resistance (Rsd) effects on carrier mobility and 
LFN characteristics in a polymethyl methacrylate (PMMA) passivated quasi-1D SnO2-NW 
FET. To this end, the effective gate-to-channel capacitance (Cgc) was firstly obtained through 
2D Poisson equation numerical simulator accounting for real dimensions and electrostatic cou-
pling effects associated with the presence of the PMMA. In order to directly evaluate the elec-
trical parameters without the influence of Rsd, YFM was employed and obtained 0 was com-
pared with other mobility values such as the field effect mobility (fe) and the effective mobility 
(eff) calculated from transconductance (gm) and simulated Cgc curve respectively. After Rsd cor-
rection of I-V results, all mobility values were consistent with the intrinsic 0 value. Finally, 
LFN behaviors were clearly attributed to CNF model provided Rsd effects were incorporated 
and the interface surface trap density (NNW) in SnO2 NW-FETs on Si3N4 with PMMA pas-
sivation layer was deduced from LFN analysis. 
In chapter 6, static and LFN characterizations of random network thin film transistors 
(RN-TFTs) with different gate lengths were described. To exclude Rsd effects, YFM method 
was firstly applied for the extraction of electrical parameters such as 0, Vth, and Rsd. To get rid 
of the capacitance effects originated from isolated single-walled carbon nanotube (CNTs) is-
lands and to directly measure Cgc, the split Cgc measurement technique was employed. Besides, 
to have a better interpretation of Cgc in percolation-dominated 2D RN-TFTs, a homemade 2D 
finite numerical simulation program by combination with SPICE simulator was demonstrated. 
LFN measurements also were carried out and the results were well interpreted by CNF-CMF 
model. A detailed analysis of the surface trap density (Nst) and eff ( is the Coulomb scatter-
ing coefficient) was firstly found based on various capacitance models. Finally, the one-
dimensional (1D) cylindrical capacitance C1D based model was suggested and applied. It pro-
vided a better consistency between all electrical parameters based on experimental and simula-
tion results. 
The TEP of mono-dispersed m-SWCNT (metallic single-walled carbon nanotube) and 
s-SWCNT (semiconducting single-walled carbon nanotube) thin films was investigated theoret-
ically and experimentally in chapter 7. SWCNT thin films consisting of precisely adjusted rati-
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os of m- and s-SWCNTs showed a quasi-linear enhancement of TEP with an increasing fraction 
of s-SWCNTs in the prepared mixtures. The experimental data were supported by theoretical 
calculations which involved the ratio of pure m- and s-SWCNTs in a network and the ratio of 
resulting electrical conductivity. A theoretical TEP model was developed to demonstrate the 
junction effect in SWCNT networks and its contribution to the total TEP of SWCNT thin films. 
The theoretical results show a good agreement with the experimental data, and indicate that the 
total TEP is dominated by the TEP of the inter-tube junctions. Our proposed model is beneficial 
for estimation of junction TEP in any type of SWCNT network. The relationship between TEP 
and the fraction of s-SWCNTs in SWCNT films, determined here, allows a simple estimation 
of the s:m ratio for any mixed SWCNT film by measuring its TEP. 
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9BAppendix 
 
A. Real-time impendence and low frequency noise measurement sys-
tem 
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49BAppendix A. A dual analyzer for real-time impedance and noise spec-
troscopy of nano-scale devices 
A simple portable dual analyzer which allows real-time ac-impedance measurements 
and noise spectroscopic analysis simultaneously was developed by employing one or two DAQ 
(data acquisition) systems together with a low noise current-to-voltage preamplifier. The input 
signal composed of numerous selected frequencies of sinusoidal voltages with a DC bias was 
applied to a device under test (DUT); single-walled carbon nanotube field-effect transistors 
(SWCNT-FETs). Each frequency component, ranging from 1Hz to 46.4kHz, was successfully 
mapped to a Nyquist plot using the background of the electrical noise power spectrum. It is 
clearly demonstrated that this dual analyzer enables the real-time ac-impedance analysis and the 
frequency response of the carrier transport in the SWCNT-FETs as a DUT.[551H ] 
 
In this contribution, we introduced a dual analyzer which allows of combined real-time 
impedance and noise measurements. Fig. A-1 illustrates the layout of the dual analyzer we de-
vised. We used the one or two DAQ systems (NI USB-4431, DAQ-6211), and the low noise 
current-to-voltage preamplifier (Stanford Research 570). The former is made up of a single-24 
bit dc-output-channel and four-24bit dc-input channels with 102.4kS/s sampling rate per chan-
nel and the latter is composed of two 16-bit dc-output-channels and thirty two-16 bit dc-input 
channels with 250kS/s sampling rate per channel. In light of the fact that the digitally generated 
 
Figure A-1 The simplified schematic of an in-situ Nyquist and electrical noise meter for transient 
measurements: Two DAQ system can be integrated into one DAQ. The signals of the noise or the 
impedance can be extracted and optimized by tuning the amplification factors and the measurement 
range 
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electrical signals such as rectangular, saw-tooth or tri-angle waveforms are composed of vari-
ous sinusoidal waves, the impedance of the sample can possibly be measured in a wide range of 
frequencies by using the non-sinusoidal waves.[552H ] To modulate the shapes of the input voltage 
signal containing the multiple sinusoidal waves, we used a home-built LabVIEW program to 
control the frequency, the amplitude, the DC offset (0V  ±10V), the phase difference and even 
to extract the electrical noise power spectrum density at each frequency simultaneously. By 
means of the Fourier transform techniques, the noise spectrum and the Nyquist plot could be 
successfully separated at a resolution of under 1Hz between 1Hz to 46.4.kHz, enabling the real-
time analysis on the kinetics of change carriers in the sample based on an appropriate equiva-
lent circuit model. The frequency resolution and the range are limited by the frequency depend-
ence of the current-to-voltage gain of the preamplifier and the filter function of DAQ. Both 
could be selected and optimized for the specific samples and the systems. 
 
To demonstrate the validity, we applied an arbitrary shaped voltages synthesized with 
multiple sinusoidal signals consisting of randomly selected frequencies with 1mV ac amplitude 
to a simple circuit (used as a DUT ) in which a resister (200kΩ) and a capacitor (50nF) are con-
nected in parallel (see the inset of Fig. A-2(a)). We also applied a rectangular pulse (200Hz) 
with 100mV voltage bias. Although the pulse signal has the relatively low power density in the 
high frequency regions and the possible perturbation problem in the pulse signal, it includes a 
wide range of frequencies with a large number of data points in a single measurement. In addi-
tion, there are not significant differences in the power spectrum between with and without the 
pulse signal when applying the modulated sinusoidal input signal to a DUT. Fig. A-2(a) shows 
the Nyquist plots obtained using the dual analyzer as well as that from a conventional 
FRA(Novocontrol Alpha-AN) measurement. As seen in Fig. A-2(a), both spectra are nearly 
 
Figure A-2 The Nyquist plots obtained using various methods (FRA(circle), DAQ (triangle)) with (a) 
a parallel RC circuit and with (b) two different series parallel RC circuits. Inset: The test circuit for 
one R//C circuit (a) R=200kΩ//C=50nF and two R//C circuits (b) R1=200kΩ//C1=50nF and 
R2=100kΩ//C2=1nF. (c) The frequency dependence of the phase difference in case of (b) (inset: the 
frequency dependence of gain of the SR570 preamplifier) 
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identical to each other. We could identify each frequency component of the applied signal based 
on the phase difference and the magnitude in each cycle. A simultaneous dual measurement 
took approximately less than 0.8 second, confirming that the response fast enough to character-
ize the dynamic processes taking place in the order of seconds. The best fit of the Nyquist plot 
following Eq. (A-1), a mathematical representation of the equivalent circuit model shown in the 
inset of Fig. A-2(a), gives the values of R=210kΩ, and C=62.5nF which are consistent with 
those of the resistor and the capacitor used in the DUT.  
2
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In fact, these values of the resistance and the capacitance are in excellent agreement with those 
of R=203kΩ and C=66 nF, respectively, determined using the FRA. Such consistency can also 
be easily confirmed by Fig. A-2(a).  
For a further test, we used a DUT consisting of two parallel RC circuits 
(R1=200kΩ//C1=50nF and R2=100kΩ//C2=1nF) connected in series (see the equivalent circuit 
model shown in Fig. A-2(b) inset), which may be more relevant to real devices such as fuel 
cells, and the resulting Nyquist plot is displayed in Fig. A-2(b). The phase difference of each 
frequency measured from between the DAQ input channels and the FRA is perfectly matched 
in the frequency range above approximately 10kHz. Considering the total current through DUT 
in Fig. A-2(b) and the input voltage range of the DAQ NI-USB 4431, the current-to-voltage 
sensitivity should be selected between 1μA/V and 10μA/V (i.e. the frequency range approxi-
mately from a few Hz to 10kHz). From this fact, we can conclude the appropriate frequency 
range could be selected from the flat response region and the limits of the bandwidth could be 
improved by adopting a proper preamplifier which has a wide range of the flat frequency gain 
response. The Nyquist plot obtained from the dual analyzer is again found to be completely 
overlapped with that measured from the other DUT in the frequency range above 1Hz. We at-
tribute the deviation from the DAQ result observed below 1Hz to the low noise current-to-
voltage-gain frequency response limitation of the preamplifier we used, which can be further 
calibrated depending on the relevant frequency range. 
We also designed the test circuit for the transient measurement including two parallel 
RC circuits and the commercial N-type MOSFET (metal-oxide-semiconductor field-effect tran-
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sistor) (see Fig. A-3) to control the total resistance of the second circuit by controlling the gate 
voltage. As the gate voltage increased, the total resistance of the second circuit decreased due to 
the reduction of the resistance between the source and the drain. Therefore as the gate voltage 
changed with time, the total impedance of a DUT could be monitored in real-time. The change 
in the Nyquist plots is due to the change in the total resistance of the second R//C circuit. De-
pending on the gate bias, the diameter of the first smaller semi-circular arc appeared in the 
higher frequency region changed with the changes in their total resistance of the second circuit. 
The fitted values could be collected every one second with our home-made LabVIEW program 
and the extracted values were in excellent agreement with the transfer curve of the field effect 
transistor (IRF 630). This result again confirms the application of the real-time monitoring sys-
tem which can be fast enough to observe the relaxation phenomena using the dual analyzer. 
 
It is noted however that further optimization is needed to improve a couple of factors for 
achieving the best performance in a wide frequency range. The distortions in the frequency 
range below 1Hz and above 10kHz are due to a non-flat frequency response of the current-to-
voltage gain of the preamplifier and the input frequency range limitation of our DAQ systems. 
Both in the low frequency range under 1Hz and the high frequency range over 10kHz frequen-
cy regions, the current-to-voltage gain is sharply fluctuated so that the amplitude and the phase 
are not completely matched. If these undesired factors can be minimized by selecting a proper 
preamplifier depending on the application, we will be able to be more accurate in a wider fre-
quency range. 
Finally, in order to demonstrate the example of the real-time impedance and the noise 
measurements simultaneously using the dual analyzer, we used SWCNT-FETs as a DUT and 
recorded the signal. The SWCNT-FETs were fabricated on the silicon substrate with a 300nm 
 
Figure A-3 The transient impedance measurements for the two R//C circuits with a commercial N-type 
MOS-FET(metal-oxide-semiconductor field-effect transistor), IRF630A, to simulate the change of the 
total resistance of the second R//C circuit. As the gate voltage varied, the total resistance of the second 
circuit changed, shifting the second semicircle to the left. Inset: The electrical model for a DUT 
(R1=200kΩ//C1=50nF and R2=100kΩ//C2=1nF// IRF630A (NMOS)) 
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thick silicon oxide layer as a dielectric layer. The single walled carbon nanotubes (SWCNTs) 
purchased from Hanwha Nanotech (Grade ASP-100F) was dispersed in NMP 
(1‐methyl‐2‐pyrrolidone) at a concentration of 0.1mg/ml and several droplets of solution were 
dropped on the surface of the SiO2, and it was rinsed in de-ionized water. And then to make 
two probe configuration, bi-layer of Ti 20nm and Au 100nm were deposited on the CNT net-
works.  
 
By applying the AC voltage signals with DC biases we could confirm the validity of the 
simultaneous measurements of the impedance spectroscopy together with 1/f noise spectrum of 
the electrical current signal. First of all, to demonstrate the effectiveness of the electrical noise 
measurement, we compared the results obtained using the conventional noise measurement in-
strument, the network signal analyzer (HP3562A) with those obtained by using the suggested 
simultaneous noise measurement technique applying DC (500mV) bias using home-made bat-
tery box. As shown in Fig. A-4(a) inset, the two electrical noise spectra are nearly identical, 
confirming the validity of our dual analyzer. To see the impedance pattern with a noise back-
ground more clearly, we used only small numbers of the AC voltage signals which consist of 
randomly selected frequencies (5Hz, 9Hz, 13Hz, 19Hz, 23Hz, 29Hz, 37Hz, 83Hz, 92Hz, 103Hz, 
1,003Hz) at the different DC bias voltage (=2V) in a shielding metal box. Because the power 
spectrum obtained by applying the mixing frequencies with a DC offset signal to a DUT con-
tains both the impedance and the electrical noise information, we could easily extract each dif-
ferent frequency component using the Fourier transform for a Nyquist plot as indicated by the 
dark-blue circles and the background of noise power spectrum fitting to the 1/f tendencies. And 
 
Figure A-4 (a) Comparison of the current power spectra obtained from SWCNT-FET with only DC 
(2V) bias or both AC and DC (2V). The dark open circles corresponded to the applied AC frequencies 
for getting the Nyquist plot. The inset shows the noise spectra obtained by each single noise meas-
urements, almost corresponding to the noise components in the dual spectra containing the impedance 
and the noise. (b) The Nyquist plot of SWCNT-FET. The each R and C values are extracted from 
electrical equivalent circuit model. 
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Fig. A-4(b) exhibits the impedance spectra obtained based on the background of the FFT. The 
total resistance (936kΩ) and capacitance (260pF) of the DUT (SWCNT-FETs) between the pads 
are measured by the HP 4145B and HP 4278A. The total impedance spectrum composed of 
three R//C parallel parts (1) between the output channel of the DAQ 6211 and the contact pad 
of the DUT: Rsys//Csys  43.5kΩ//267.91pF (2) between the contact pad and the channel of the 
DUT: Rchan//Cchan  338.2kΩ//2.714nF (3) between the contact pads including parasitic parts: 
Rpara//Cpara  541.7kΩ//426.29pF. The circuit parameter values could be obtained by the best fit 
using the electrical equivalent circuit model. Based on the results demonstrated above, the dual 
analyzer we developed is efficient to obtain the information of the noise and the impedance in 
the device simultaneously. The issues associated with the perturbation in the source signal, the 
transient effect at the beginning of the perturbation, non-linearity, non-stationary signal and the 
stability of the response, noise from the measurement equipment itself, noise captured from 
outside (through ground loops), etc should be taken into account in the practical applications. 
In summary, a simple portable dual analyzer allowing transient impedance and electrical 
noise measurements has been successfully developed. By the proper selection of a preamplifier 
and a DAQ depending on the system, the fast and the real time impedance spectroscopy with 
the electrical noise spectroscopy can be optimized 
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본 논문에서는 차세대 전기 소자로 대두되고 있는 저차원 전계 효과 소자로써, 
Top-down 공정 방식에 의한 실리콘 Junctionless 트랜지스터와 Bottom-up 공정 방
식에 의한 1차원 SnO2 나노선 및 2차원 탄소나노튜브 랜덤 네트워크 (CNT-RN) 트
랜지스터에서의 전기적 특성을 세밀히 분석하였다. 
 실리콘 Junctionless 트랜지스터에서는 온도 변화에 따른 (77K~350K) 전자 이동
도의 특성을 동작 영역별로 구분하여 분석하였다. 투명하고 유연한 미래 전자 소자 
구현을 위해 각광받는 1차원 기반의 대표적 물질인 금속 산화물 나노선과 탄소나
노튜브의 정밀한 특성 분석을 위해, 1차원 SnO2 나노선 소자에서 접촉 저항이 전하 
이동도 및 저주파 잡음 특성에 미치는 영향을 살펴보았고 2차원 CNT-RN 소자에서 
percolation 현상이 유효 정전 용량에 미치는 영향을 분석하기 위해 수치 전산모사 
방법이 이용되었다.  
 Junctionless 트랜지스터는 기존의 일반적인 전자 소자 거동 메커니즘과 달리 완
전 공핍 모드, 부분 공핍 모드, 표면 축적 모드로 나뉘며 특히 주된 동작 영역인 체
적 전류 부분과 표면 축적 모드의 기준점인 평탄 밴드 전압의 분석 및 정의는 소
자 특성 평가에서 매우 중요하다. 따라서 Junctionless 트랜지스터의 성능 평가에 
필수적인 문턱 전압, 평탄 밴드 전압, 유효 채널 크기 및 도핑 레벨 등의 수치를 먼
저 상온에서의 정전압 특성을 통해 도출한 후 저온에서의 특성 분석을 진행했다. 
이 소자에서의 전자 산란 메커니즘을 알아보기 위해, 전하 해석 모델을 기반으로 
추출된 채널 길이 100nm 이하의 평면 및 나노선 형태의 Junctionless 트랜지스터
에서의 체적 전자 이동도, 저전계 표면 축적 전자 이동도, 문턱 전압, 평탄 밴드 전
압의 저온 특성 (77K-350K)을 동작 영역별로 분석하였다. 기존 특성 평가들과는 다
르게, 평탄 밴드 전압의 실험적 도출을 위해 소자의 상/하부 기판 커플링 영향이 
저온에서 고려되었다. 이를 기반으로 전자의 이동이 포논 산란 영향과 온도 의존성
이 없는 중립 결점에 의한 산란에 대해 주로 영향을 받으며 체적 전자 이동도, 저
전계 표면 축적 전자 이동도를 결정하게 되는 것으로 보여졌다. 이는 접촉 저항을 
줄이기 위해 추가적으로 진행된 S/D 이온 주입 공정에 의해 생성된 결함에 의한 
것으로 사료된다.  
 기존 상용 제품에서 널리 사용되고 있는 실리콘 기반의 소자 제작에 있어서 소
형화 공정 기술의 한계를 극복하기 위해 새로운 나노 구조들이 제안되어 왔다. 특
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히 1차원 미래 투명/유연 소자로써 SnO2 나노선을 포함한 산화금속 나노선에 대한 
연구 또한 지속되어 왔으나 저차원 소자에서의 전기적 특성 안정화 기술이 기존 
실리콘 기반 기술 대비 아직 취약한 것은 사실이다. 이를 극복하기 위해 S/D 이온 
주입 및 표면 절연 물질 코팅 공정 등이 시도되고 있지만 이러한 공정 변수들이 1
차원 SnO2 나노선 소자에 미치는 영향에 대한 정밀한 분석이 미흡하였다.  
 따라서, 고분자 메타크릴산메틸 (PMMA)이 코팅된 1차원 SnO2 나노선 전계 소자
를 제작했고, 소자의 정밀한 전기적 특성 분석에 필수불가결한 1차원 유효 정전용
량을 도출하기 위해 수치 전산모사를 수행하였다. 도출된 정전용량의 게이트 반응 
특성으로부터 여러 가지 전자 이동도 (저준위 전자 이동도, 유효 전자 이동도, 전계 
전자 이동도)의 거동을 반도체 채널-금속간의 접촉 저항을 고려하여 분석하였다. 저
차원 나노 구제에서 우세한 영향력을 갖는 접촉 저항은 전자 이동도 거동뿐 아니
라 저주파 잡음 특성에도 영향을 주는 것이 확인되었다. 따라서 본 연구에서는 접
촉 저항의 영향을 배제하기 위해 YFM (Y-function method) 방법을 이용하였고, 표
면 트랩 농도 유추를 위해서는 접촉 저항 영향이 고려된 CNF (carrier number fluc-
tuation) 저주파 잡음 모델을 적용하였다. 이러한 접촉 저항 평가 방법은 저차원 나
노 구조 전계 소자에서 널리 적용될 수 있을 것으로 기대된다.  
 2차원 CNT-RN 전계 소자에서는 정전압 및 저주파 잡음 특성 연구를 진행하였다. 
2차원 평면 정전용량 수치 해석 모델과 함께 YFM 방법을 이용하여 정전압 전기 
특성을 분석하였는데, 사용된 전자 소자의 불확실한 채널 상태를 고려해볼 때, 고립
된 탄소 나노 튜브 및 기생 정전용량의 영향을 배제한 유효 2차원 정전용량 도출
의 필요성이 대두되었다. 따라서, 직접 실험을 통해 얻어진 유효한 정전용량 특성을 
기반으로 percolation 현상이 2차원 네트워크 전자 소자의 유효 정전용량에 미치는 
영향을 밝히기 위한 수치 전산모사를 시행하게 되었다. 수집된 실험 데이터를 근거
로, 1차원 정전용량 수치 해석 모델을 2차원 네트워크 소자 분석에 도입하였고 이
를 통해 모든 실험 결과에 대해 일관성 있는 결론을 도출했다. 또한 2차원 CNT-
RN 소자에서 측정된 저주파 잡음 결과는 기존에 발표된 저주파 잡음 특성 경향과
는 다른 CMF (carrier number fluctuation correlated mobility fluctuation) 저주파 잡
음 모델로 설명되었고 산화 알루미늄 절연막의 표면 트랩 농도 또한 유추할 수 있
었다. 
 마지막으로 저차원 물질을 이용한 소자의 소형화에 있어서 늘 이슈가 되고 있는 
열특성에 대한 분석의 일환으로 정밀하게 분리된 금속성 및 반도체성 2차원 단층 
탄소 나노 튜브 박막을 이용한 열전 특성을 분석하며 접촉점에 대한 세밀한 고려
가 필요함을 시사하였다. 네트워크 소자를 제작함에 있어서 반도체성 탄소 나노 튜
브의 비율이 금속성에 대해 증가함에 따라 Seebeck 계수가 준선형적으로 증가하는 
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것이 보여졌으며 이에 대한 물리적 분석 방법으로 탄소 나노 튜브간의 접촉점에 
대한 고려가 제안되었다. 분석 결과에 따라, 탄소 나노 튜브간의 접촉점이 Seebeck 
계수 결정에 주요한 역할을 하는 것으로 밝혀졌으며, 이러한 분석 방법은 다른 1차
원 나노 물질로 구성된 percolation 채널 및 전도성 이종 복합체에도 널리 적용될 
수 있을 것으로 사료된다. 
주요어: Junctionless 트랜지스터, 탄소 나노 튜브, 전자 산란 메커니즘, 저주파 잡
음, 수치 전산 모사, 저온 특성, Percolation 효과, 열전 특성, 전기적 소자 성능 추
출 
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1. Introduction 
After the first demonstrations of “Bipolar-Junction-Transistor (BJT)” in 1947 and 
“Metal-Oxide-Semiconductor Field-Effect Transistor (MOSFET)” in 1960s, a silicon based 
transistor is dramatically developed as a fundamental building block of integrated circuits (ICs) 
up to a few tens of nanometer scale device.[1-3] Besides, the market demands for high memory 
density and versatile functionality of ICs are also rapidly increased after the realization of per-
sonal computer, smart applications such as iOS and Android based smart phone, a high resolu-
tion digital camera, and Nintendo Wii etc. To satisfy these needs, the semiconductor technology 
has been focused on scaling down its size to follow “Moore’s law” reported in 1975, which pre-
dicted that the number of transistors on a chip would double about every two years. This scaling 
down trend has been successfully continued up to 22nm technology as seen in Fig 1.[1]  
 
However, this scaling trend is almost reached to its physical limitation and is being 
faced with inevitable problems so called ‘short channel effects’ (SCEs) that mainly arisen from 
the weakened gate controllability onto the channel.[4] Furthermore, the fabrication optimization 
in such extremely small geometrical volume is much challenging since the tiny statistical devia-
tion arisen from the device process will lead to the serious performance variability even though 
it associates with few atoms in the channel.[5, 6]  
In order to overcome such SCEs and sustain keeping such a scaling trend, many new 
concept devices and optimized fabrication technologies have been suggested as seen in Fig. 2 
such as silicon on insulator (SOI), multi-gate structure, tunneling FET etc.[4, 7, 8] 
 
Figure 1 Trend of the gate length miniaturization and the density of transistors in microprocessors 
over time [1] 
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In addition, as a “Beyond CMOS” approach, carbon based materials (graphene and car-
bon nanotubes (CNTs)), semiconducting nanowires, and topological insulators have been wide-
ly studied and steadily invested as a possible alternative active channel material, even though 
there are many obstacles to be manufactured for industrial markets.[9, 10] 
In this dissertation, various electrical characteristics based on I-V, C-V, low frequency 
noise (LFN), and low temperature environment including numerical simulation for top-down 
and bottom-up devices are respectively investigated. As a possible emerging candidate for “Be-
yond CMOS” and “more than Moore” approaches, heavily doped junctionless transistors (JLTs), 
quasi-1D tin-oxide (SnO2) nanowire FETs and -2D single-walled carbon nanotube (SWCNT) 
random network thin film transistors were investigated. These are not only focusing on the re-
duction of SCEs but also the replacement of silicon based rigid channel material which could 
be compatible with other substrates than silicon (flexible substrates) or which could be integrat-
ed for low cost addition of new functions in the back-end of line of CMOS. 
2. Flat-band voltage and low-field mobility analysis of JLTs under low-
temperature 
Junctionless transistors (JLTs) recently gained much interest as a promising candidate 
device due to its figure of merits over improved short-channel operation such as reduced 
threshold voltage (Vth) roll-off and drain induced barrier lowering (DIBL).[11, 12] In addition, 
 
Figure 2 2012 ITRS “Equivalent Scaling” process technologies timing Overall Roadmap Technology 
Characteristics (ORTC) microprocessor unit (MPU)/High-performance ASIC half pitch and gated 
length trends and timing, and industry “Nodes”. [http://www.itrs.net/] 
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in contrast with the inversion-mode (IM) transistors, an ultra sharp p-n junction between silicon 
channel and source (S)/drain (D) is no more required due to the constant doping concentration 
from S to D. As a result, the cost of device fabrication and the complexity of process can be 
much reduced. However, to successfully realize this junctionless gated resistor, a high doping 
concentration (ND) with a good doping uniformity over silicon channel and S/D region has to 
be achieved to get a desired current level for practical applications. Besides, a narrow and shal-
low silicon film thickness (tsi) should be satisfied to turn this device fully off. 
 
Focusing on the temperature characteristics of JLTs, although many low- and high-
temperature specific properties of JLTs were already studied, the temperature (T) and dual gate 
(top (Vtg) and bottom (Vbg)) coupling dependence of low-field mobility (0), Vth and the flat 
band voltage (VFB) were not yet fully investigated. Especially, it should be noted that the ex-
traction of 0 in heavily doped JLTs in accumulation region by employing the Y-Function 
method (YFM) might be difficult since the volumetric conduction regime has to be relatively 
reinforced as the target doping concentration is increased, resulting in insufficient fitting range 
to determine the second linear slope of YFM. Moreover, the field-effect mobility (fe) obtained 
from the maximum value of the transconductance (gm) was also risky if one wants to use the 
oxide capacitance per unit area (Cox) when the position of Vtg corresponding to the maximum 
value of gm(Vtg) was located in below VFB. 
In this study, to decide various fundamental device parameters such as VFB, ND, a ca-
pacitance equivalent thickness (CET) and Cox, the split capacitance-to-voltage (CV) measure-
ment was carried out and the results were deeply investigated. After, to obtain the whole range 
of T dependence on Vth and VFB position of short channel planar and tri-gated nanowire shape 
 
Figure 3 Comparison of conduction mode of advance MOS transistors (Left: Inversion mode, Middle: 
Accumulation mode, Right: Junctionless mode) 
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JLTs (less than Lm=100nm), a dual gate mode measurement at low temperature was performed. 
In addition, to get insight of carrier scattering mechanism, bulk (B) and low-field mobility in 
accumulation region (0_acc) were then separately determined by taking into account for the 
charge based analytical JLT model. Finally, the temperature dependence of B and 0_acc were 
quantitatively analyzed based on modified empirical Matthiessen’s rule. 
 
For this study, various channel geometries of N-type JLTs were fabricated at CEA-
LETI on (100) SOI wafers on 145nm thick buried oxide (BOX) with high-/metal gate stack as 
presented in Figs 4 (a) and (b). After thinning of silicon body, tsi was measured about 9nm and 
the targeted ND was 4510
19
 cm
-3
. Additional doping implantation was carried out between 
silicon channel and S/D to construct S/D extension region for the enhancement of the contact 
property by reducing a channel access resistance.[13] 
To evaluate the mask reduction length (Lm), capacitance equivalent thickness (CET), 
and Cox, the gate-to-channel capacitance (Cgc) were obtained by the split CV measurement after 
correction of the parasitic capacitance as displayed in Fig. 5(a). Two humps can be seen in here, 
indicating the distinct formation of bulk and surface conduction channel, respectively. In addi-
tion, by using the linear extrapolation methodology, Lm8nm for short channel JLTs, 
Lm42nm for long channel, and Wm70.4nm were respectively determined. Besides, CET 
(1.69nm) and Cox (2.05F/cm
2
) were also estimated. 
 
Figure 4 (a) Simplified three-dimensional device structure and (b) on-mask splits (Lm and Wm) for 
planar and nanowire(NW) shape of JLTs with a representative SEM (Scanning Electron Microscope) 
image of NW JLT 
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The position of VFB is very meaningful in the operation principle of JLTs. Accordingly, 
below theoretical equation was firstly considered as an reference value,  
)( 58.0ln
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


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
    (1), 
where M, , Eg, kB, T, q, and ni denote the work function of gate metal, the electron affinity, 
the Boltzmann constant, the absolute temperature, the electron unit-charge, and the intrinsic 
carrier concentration, respectively.[14, 15] Referring to Cgc_eff(Vtg)
-1
 and Cgc_eff(Vtg)
-2
 analytical 
expressions, more realistic Cox and VFB were respectively determined.[16, 17] The extracted 
VFB is quite consistent with theoretical value obtained from Eq. (1) and all curves are merged 
together after using actualized VFB values regardless of Vbg as shown in Figs 6(a) and (b). From 
the linear slope of Cgc_eff(Vtg)
-2
, the effective ND can be obtained as well.  
Alternatively, the derivative of Cgc_eff (dCgc_eff/dVtg) technique for VFB determination 
and Maserjian’s function and the sheet carrier density (ns= [Cgc_eff(Vtg)/q]dVtg) at VFB for the 
effective ND estimation were respectively considered as presented in Figs 6(c) and (d). Finally, 
all parameters were summarized in Table 1. (Underlined values will be used for further electri-
cal parameter evaluation) 
 
 
Figure 5 (a) Representative Cgc_max(Vtg) curves for N-type JLTs (Lm=150nm to 11m with fixed 
Wm=10m). (b) Cgc_max versus and Lm for extraction of Lm (42nm). (Inset: Same data procedures in 
short channel JLTs (Lm100nm) for Lm (8nm) evaluation). 
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Figures 7(a) and (b) show the temperature dependence of drain current (Ids) as a func-
tion of Vtg for short channel (Lm100nm) JLTs at Vds=50mV under low-temperature varied from 
77K to 350K. Due to the negative temperature dependence of Vth and carrier mobility, ZTC 
(zero temperature coefficients) can be seen in all devices. In addition, to get the temperature 
dependence of Vth and VFB, the derivative of gm methodology was firstly used as shown in Figs 
7(c) and (d), since it provides more relevant value compared to other methods.[15] In the case 
of Lm=30nm, the only single peak can be observed regardless of T while the second peak of 
dgm/dVtg can be clearly confirmed in the case of Lm=100nm, indicating the position of VFB_dgm 
 
Figure 6 (a) 1/Cgc_eff curves (Lm=11m with Wm=10m) with respect to Vbg (-30V to 30V) for Cox 
determination (b) Cgc_eff
-2
-Cox
-2
 behaviors for VFB extraction in partially depleted region (c) ND estima-
tion based on Maserjian’s function (left axis) and dCgc_eff/dVtg (right axis) curves (d) ns versus Vtg 
curves for ND evaluation at VFB 
 
Table 1 Summarized table of evaluated parameters; Cox, CET, VFB, and ND depending on different 
method. 
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(0.5V at 77K) at very low-temperature condition. But, this can be applied only for the limited 
condition (Lm70nm with T150K) due to the degradation of gm before VFB and the relative 
large the series resistance (Rsd) effects in such extremely small dimension. Hence, an improved 
technique has to be requested to systematically evaluate the position of Vth_dgm and VFB_dgm for 
wide scope of T.  
 
To this end, a dual gate coupling mode measurement at low temperature environment 
was employed and the results are presented in Fig. 8. Compared to Fig. 7(d), the enhancement 
of the second peak is clearly observed down to 30nm JLTs when positive Vbg bias is applied as 
plotted in Figs 8(b) to (d). Finally, Vth_dgm and VFB_dgm depending on T and Lm can be safely de-
termined as seen in Figs 8(c) and (d). 
 
Figure 7 The representative (a) linear and (b) log scaled transfer curves in Lm=30nm and 100nm JLTs 
with varying T (77K to 350K). (Inset: ZTC versus Lm depending on Vbg) The temperature dependence 
of gm (left axis) and dgm/dVtg (right axis) of (c) Lm=30nm and (d) Lm=100nm JLTs, respectively. 
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With account for the analytical expression of Vth of JLTs, the temperature dependence 
of Vth and VFB was also estimated as well, [14, 15, 18, 19]  
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 (3). 
The temperature dependence of Vth and VFB should be equal to each other since the second term 
of Eq. (2) is only related with temperature independent components. Consequently, Eq. (3) pre-
dicts KmVTVth /36.0/   and it is more or less in the similar range compared to that 
obtained experimentally ( KmVTVth /5.0/  and KmVTVFB /6.0/  ) with ac-
count for the possible influence of Rsd and the strong transverse field in such short channel JLTs 
as presented in Fig. 9(a). Moreover, this tendency is quite consistently observed in all JLTs de-
pending on Vbg. The representative data set of Lm=100nm is displayed in Fig. 9(b). Additionally, 
the temperature dependence of subthreshold swing (SS) and that of Vbg reliance are also pre-
sented as well in Figs 9(c) and (d). 
 
Figure 8 (a) Various transfer curves of Lm=100nm JLT at T=77K depending on different Vbg (b) gm 
(left axis) and dgm/dVtg (right axis) curves. Same graphs at Vbg=30V with (c) T=77K and (d) T=350K 
with respect to Lm, respectively. 
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After the determination of VFB versus T, B(T) and 0_acc(T) can be separately defined 
by taking into account for the charge based analytical model of JLT, YFM, and transfer length 
method (TLM).[11, 20, 21] Before further bulk mobility analysis in detail, TLM method was 
firstly used to exclude Rsd effect in bulk conduction regime (see Fig. 10(a)). The extracted Rsd at 
VFB (Rsd_FB) is increased with T as shown in inset of Fig. 10(a), meaning the metallic like be-
havior of resistivity in S/D extension region. 
 
 
Figure 10 (a) The temperature dependence of Rtot_FB with respect to Lm. Fitting curves (dotted lines) 
are plotted together with data (symbols). (Inset: The temperature dependence of Weff normalized 
Rsd_FB) (b) The temperature dependence of B and corresponding fitting curve with account for vari-
ous mobility fitting components (ph, C, neu, and ) 
 
 
Figure 9 (a) The temperature dependence of Vth_dgm and VFB_dgm versus Lm and (b) that of Vbg depend-
ence in Lm=100nm JLT. (c) The temperature behavior of SS at Vbg=0V with respect to Lm and (d) that 
of Vbg reliance in Lm=100nm JLT. 
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Besides, Figure 10(b) represents the temperature dependence of B extracted from the 
each slope of TLM. In order to study the scattering mechanism of B, it was fitted with empiri-
cal mobility model given by,[22, 23] 
    11
1
1 300 




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

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

   (4), 
where ph, C and neu denote the scattering parameters derived from phonon, Coulomb and 
temperature independent neutral defects scattering, respectively. It clearly implies that phonon 
(=1) and the presence of temperature independent neutral defects scattering in silicon and/or 
interface between S and D region can dominantly impact the degradation of B of short channel 
JLTs in the whole temperature range. Meanwhile, a significant influence of Coulomb scattering 
on B is not observed in this analysis even at low temperature condition. 
 
Once, we have the B and corresponding bulk current (Ids_bulk) at VFB, we can easily 
evaluate the accumulation current (Ids_acc) from the measured total current (Ids).[20] To exclude 
Rsd effect, YFM (= tgFBFBgsdsmaccmaccds VVforVVVGgI    )(/ __ , where Gm 
(=0_accCox_effWeff/Leff) is the transconductance parameter) was employed in here, which clearly 
shows a good linearity as seen in Fig. 11(a).[21] This is a good indication since there were two 
slopes in YFM of heavily doped JLTs previously, leading to difficulty to set the second slope of 
YFM.[15, 23] Thanks to the usefulness of YFM, T dependence of 0_acc with respect to Lm can 
be easily obtained. As plotted in Fig. 11(b) and that of inset, T and Lm dependence of 0_acc are 
respectively confirmed. Likewise in the case B analysis, the role of phonon (1.11.3) and 
neutral defects scattering in silicon and/or interface between S/D region are significantly limit-
ing 0_acc compared to the other scattering mechanisms. In fact, one can expect that Coulomb 
scattering might be reinforced due to such high channel doping concentration (Target ND; 
451019 cm-3). However, this mobility limitation effect is not evidently observed in this case. 
Instead, the temperature independent neutral defects scattering, induced by an additional doping 
 
Figure 11 (a) T dependence of YFM in accumulation regime in the case of Lm=100nm JLT. (b) 0_acc 
as a function of T depending on Lm (Inset: 0_acc versus Lm with varying T) 
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implantation nearby S/D region with the aim of reducing channel access resistance, is signifi-
cantly degrading 0_acc and B even at room temperature. This explanation can be supported by 
previously reported studies for lower doping concentration of JLTs (Target ND=1 and 210
19
 
cm
-3
) and bulk silicon channel of short channel devices.[22, 23] Hence, based on these facts, it 
is possible to conclude that the neutral defects scattering is the most limiting factor in such 
heavily doped JLTs. 
 
The temperature dependence of various electrical properties based on tri-gate nanowire 
shape JLTs (Lm100nm with Wm=80nm (Weff9.6nm)) was also investigated as well. Figures 
12(a) and (b) show the representative linear and log-scaled Ids(Vtg) curves of the shortest chan-
nel of JLTs (Lm=30nm (Leff22nm)) at Vds=50mV. The temperature independent ZTC point was 
observed again in all short channel devices (Lm100nm), meaning the negative T dependence 
 
Figure 12 The representative (a) linear and (b) log scaled transfer curves as a function of Vtg in 
Lm=30nm tri-gate NW shape JLTs with varying T (77K to 350K). (c) The temperature dependence of 
Vth_dgm and Vth_ext. (Inset: gm and dgm/dVtg curves) (d) The temperature behavior of SS (e) 0 extracted 
from YFM as a function of T depending on Lm (Inset: 0 versus Lm with varying T) (f) Various mobil-
ity fitting components (ph, C, neu, and ) for 0 depending on Lm. 
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on Vth and the carrier mobility in such JLTs. Besides, it shows a better gate controllability com-
pared to planar type JLTs, mainly owing to the enhanced side wall gate effect.[24]  
To have T dependence of Vth and VFB, the derivative of gm graphs (dgm/dVtg) was plot-
ted in inset of Fig. 12(c). Only one peak of dgm/dVtg was observed in this experiment regardless 
of T, Lm and Vbg. It might be due to the fact that the role of side-wall can be relatively stronger 
than that of top surface compared to wide JLTs.[24] Consequently, less Vtg should be needed to 
repel depletion regime in tri-gate nanowire JLTs than planar type JLTs, resulting in merging Vth 
and VFB together. Accordingly, Vth and VFB cannot be obtained separately due to the enhanced 
narrow width effect and the relative large Rsd effect in such extremely scaled devices.  
 
In addition, the representative temperature behaviors of SS of Lm=30nm and 80nm tri-
gate JLTs were also determined based on Ids(Vtg) curves as presented in Fig. 12(d). The slope 
(= TSS  / ) is almost similar to theoretical maximum slope (=kBln(10)/q) regardless of Lm. 
This fact indicates that its improved electrical properties stemmed from tri-gate structure in 
terms of SS. However, as displayed in Figs 12(e) and (f), the T dependence of 0 extracted from 
YFM shows much poorer performance compared to that of IM transistors in Ref.[23] and the 
huge mobility degradation can be seen in inset of Fig. 12(e) as well. It can be attributed to the 
role of neutral defects scattering in silicon and/or interface between S and D like for B and 
0_acc analysis. Especially, owing to the relatively large portion of S/D extension region in such 
small volume JLTs, the impact of neu on 0 can be reinforced, resulting in much inferior mobil-
ity property to IM transistors. Finally, all mobility fitting parameters that we used are summa-
rized in Table 2.  
In this study, low-temperature characteristics of flat-band voltage and low-field mobili-
ty in planar and tri-gate nanowire JLTs were investigated based on CV, IV, cryogenic and dual-
 
Table 2. Table for various mobility fitting components (ph, C, neu, and ) for B, 0_acc, and 0 de-
pending on Lm, respectively 
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gate coupling measurements. The position of VFB was determined and compared based on vari-
ous experimental results and theoretical model, respectively, including the temperature depend-
ence of Vth. To present the temperature behavior of low-field mobility, VFB and the charge based 
analytical model of JLTs were considered with respect to different conduction region and type 
of JLTs. Finally, the role of neutral defects scattering was found the most limiting factor con-
cerning the degradation with small gate length of low-field mobility in both planar and tri-gate 
nanowire JLTs. 
3. Channel access resistance effect on carrier mobility and low fre-
quency noise characteristics of 1D SnO2 nanowire FET 
One-dimensional (1D) metal oxide nanowires (NWs) have attracted much interest be-
cause of their unique properties such as high surface-to-volume ratio, large aspect ratio, and 
carrier quantizing effects for practical applications ranging from electronic/optoelectronic de-
vices to gas sensors.[25-30] Among them, SnO2 NWs have been suggested as an excellent can-
didate for high performance flexible, transparent NW transistors, thin film transistors, and gas 
sensors with low temperature fabrication process.[31-35] However, the counterpart of such high 
sensitivity is poor device reliability and stability when used as transistor.[35, 36] To improve 
this, a polymer and an alumina (Al2O3) layer have been suggested as passivation layers with the 
aim of keeping adsorbents off the surface of metal oxide NWs.[37-39] For instance, a 
polymethyl methacrylate (PMMA) passivation layer has been found efficient in improving elec-
trical properties, resulting in enhanced carrier mobility, larger on/off current ratio, and signifi-
cant shift of Vth.[37-39] However, care should be taken in extracting these parameters. In par-
ticular, in such quasi-1D nanostructures, parameters such as  can be considerably underesti-
mated by Rsd influence. 
In this study, in particular, Rsd effect on  and LFN characteristics of PMMA passivated 
SnO2 NW-FETs was focused. Analytical simulation was performed firstly to account for elec-
trostatic coupling effects through the PMMA layer, as they influence the value of Cgc and, as a 
consequence,  extraction and LFN analysis. Moreover, YFM was employed to directly evalu-
ate the electrical parameters. Furthermore, LFN measurements were carried out to assess the 
reliability and the quality of the interfaces between the active channel area and the dielectric 
layers. 
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For this experiment, individual 1D SnO2 NW-FETs were fabricated on 150nm silicon 
nitride (Si3N4). After, PMMA passivation layer was spin-coated on several devices with baking 
process. A FESEM image of a SnO2 NW-FET and 3D view of the PMMA passivated SnO2 
NW-FET structure with a back-gate configuration are displayed in Figs 13(a) and (b), respec-
tively.  
 
Several research groups have reported that PMMA passivation layer can give additional 
electrostatic gate coupling effects to metal-oxide NW-FETs compared to a non-passivated 
 
Figure 14 (a) Comparison capacitance values between the C1D and simulated Cgc(Vgs) (open rectangu-
lar) respect to back-gate bias. (b) Ids(Vgs) (open circle) and gm(Vgs) (line) of SnO2 NW-FET at 
Vds=0.25V. Simulated Ids(Vgs) (dotted circle) is added for comparison. (c) YFM(Vgs) curve with linear 
fitting line. (d) Comparison of various mobility (0, fe, eff) before and after Rsd correction. 
 
Figure 13 (a) FESEM image of SnO2 NWs and (b) a simplified 3D structure of PMMA passivated 
SnO2 NW-FET. 
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one.[37-41] However, they have not yet accounted for these effects in Cgc for  and LFN analy-
sis. For better parameter interpretations, a preliminary numerical simulation was done to obtain 
Cgc(Vgs) and Ids(Vgs) curves depending on Vgs taking into account the flat-band voltage (Vfb), 
interface trap density (Dit), and Rsd. To this end, Poisson-equation was solved with a finite-
element-method across a two-dimensional (2D) cross-section of the SnO2 NW-FET using 
FlexPDE with the actual size of the SnO2-NW. 
The simulated Cgc(Vgs) and their corresponding Ids(Vgs) at Vds=0.25V curves of SnO2 
NW-FET with PMMA passivation layer were obtained as presented in Figs 14(a) and (b) to-
gether with the constant 1D analytical gate capacitance model (C1D) defined as below for com-
parison,[42] 
]/[     
2
1cosh
2
1
01 cmF
d
tL
C rD










    (5), 
where d is the diameter of NW, 0 is the permittivity of free space, r and t are the relative per-
mittivity and the thickness of Si3N4, respectively. It turned out that C1D (1.497pF/cm) was ap-
proximately twice as large (strictly, 1.85 times) than Cgc (0.808pF/cm). This is because the C1D 
model assumes that the NW is fully wrapped by dielectrics. Hence, C1D model could lead to 
underestimate  by almost a factor two in PMMA passivated devices. Therefore, for further 
parameter extractions, the simulated value of Cgc in linear region (0.808pF/cm) will be used. 
Simulated Ids(Vgs) curve at fixed drain voltage (Vds=0.25V) after accounting for 
Cgc(Vgs) from Fig. 14(a) is plotted in Fig. 14(b). It is almost identical to experimentally obtained 
Ids(Vgs), indicating properly chosen simulation parameters. For static parameter analysis, Vth 
was extracted from the linear extrapolation of drain current at the point of maximum gm(Vgs) 
and μfe was then determined by, μfe=gmL/(VdsCgc). However, it is well known from the physics 
of classical MOS-FET that Rsd can severely affect the accuracy of mobility extraction.[21, 38, 
43, 44] Thereby, we employed YFM(Vgs) to evaluate 0, Vth, and mobility attenuation factor (). 
In addition, Rsd was obtained from  by using below expression,[21, 44] 
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Moreover, the effective mobility (μeff) was also estimated by following expression, 
)(
max thgsgcds
ds
eff
VVCV
LI


     (7), 
where Cgcmax is the maximum Cgc value in strong accumulation region. To further analyze Rsd 
influence in terms of µ0 from YFM, µ fe from gm(Vgs) and µeff from Eq. (7), all mobility values 
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are compared in case of before and after Rsd correction. As seen in Fig. 14(d), they are substan-
tially diverged as Vgs increased. This can be attributed to the large value of Rsd, which resulted 
in a significant reduction of the apparent µ fe and µeff at high Vgs due to its large contribution to 
the total resistance (Rtot = Rch + Rsd) compared to channel resistance (Rch). It can be possible to 
exclude Rsd impact, if Rsd can be considered as independent of Vgs. Then, Ids(Vgs) measured in 
linearly operated region can be modified by using the following equation, 
1
1



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dssdds
ds
sddsds
dsds
ds
VRI
I
RIV
VI
I
   
(8). 
The same procedures as above were then followed for mobility extraction and the results are 
presented in Fig. 14(d). After Rsd correction, all mobility values are converging towards μ0 val-
ue and the attenuation phenomena at high Vgs were fully removed. This implies that the de-
crease in mobility, observed above Vgs point of maximum gm(Vgs), was indeed due to Rsd. 
Hence, YFM can be safely applied to SnO2 NW-FET for reliable electrical parameter extraction, 
free from Rsd effects, and 0 can be regarded as the intrinsic mobility of the channel, nearly in-
dependent of Vgs.  
 
Further, to investigate on a trapping/de-trapping mechanism between SnO2 and sur-
rounding dielectrics, LFN measurement was carried out. As can be seen in Fig. 15(a), Ids nor-
 
 
Figure 15 (a) Ids normalized LFN for various Vgs regimes. (b) Relative contribution to total resistance 
of series resistance (Rsd/Rtot) and of the channel resistance (Rch/Rtot) with respect to Ids. At Ids10nA, 
Rsd/Rtot=Rch/Rtot. (c) Variation of SId/Ids
2
 (circle symbols). Solid line: CNF model. Dotted line: 
CNF+Rsd model. 
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malized LFN power spectrum density (PSD) shows a 1/f dependency. It should be noted that 
Rsd effect in such narrow channel is very important. Thereby, to compare the relative contribu-
tion of Rsd to the total resistance (Rsd/Rtot) with that of the channel resistance (Rch/Rtot) in SnO2 
NW-FET, these ratios were plotted together with respect to Ids in Fig. 15(b). At the position 
where Ids is 10nA, the relative ratio was such that Rsd/Rtot=Rch/Rtot=0.5, and Rsd overtook Rch in 
the total resistance beyond this current level.  
For the sake of LFN analysis, Ids normalized LFN-PSD (SIds/Ids
2
) is plotted in Fig. 
15(c). The correlation of Ids normalized LFN level with SVfb(gm/Ids)
2 
clearly demonstrates that 
the CNF mechanism is predominantly observed. Such correlation is due to the carrier fluctua-
tions associated with the trapping/de-trapping of charge carriers at the interface with the dielec-
trics. Good correlation was obtained from depletion to strong accumulation region, except for 
the high Ids regime, above Ids10nA. This discrepancy was consistently explained by Rsd effects 
as expected from Fig. 15(b). Indeed, the Ids normalized LFN in CNF model is usually given by, 
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(9), 
where SVfb is the flat-band voltage of PSD, q is electron unit-charge, kBT is the thermal energy 
and NNW is linear trap density along the NW.[45] However, this CNF model should be modified 
to account for Rsd effects. To do this, we incorporated the PSD of Rsd into the CNF model by the 
following relation,  
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(10), 
where SVgs is the input-referred noise and SRsd is the channel access resistance noise.[46] Finally, 
this CNF+Rsd model of Eq. (10), is more applicable to interpret the behavior of LFN than the 
CNF model itself. Rsd normalized noise value (SRsd/Rsd
2
) was extracted to be 6.510-6Hz-1 and 
the linear density of traps along the nanowire (NNW) lied around 3.010
7
eV
-1cm-1.  
In this study, Rsd effect on  and LFN in a PMMA passivated SnO2 NW-FET was inves-
tigated. The effective Cgc was obtained from TCAD simulation accounting for real dimensions 
and electrostatic coupling effects associated with the presence of the PMMA. YFM was em-
ployed to directly evaluate the electrical parameters without the influence of Rsd. In addition, 0 
was compared with other mobility values such as fe and eff. After Rsd correction, all mobility 
values were consistent with the intrinsic 0. Finally, LFN was clearly attributed to CNF model 
provided Rsd effects were incorporated and the NNW in SnO2 NW-FETs with PMMA passivation 
layer was deduced from LFN analysis. This methodology can be applied to account for Rsd with 
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other quasi-1D devices as and other passivation materials. 
4. Static and LFN characteristics in 2D carbon nanotube random net-
work thin film transistors 
Carbon nanotubes (CNTs) are 1D cylindrical honeycomb nano-structure composed of 
rolled up one or more graphene sheets. It has been gained a great attention by researchers due to 
its unique properties such as a nearly ideal 1D structure, high potential to open a quasi-ballistic 
carrier transport, high mechanical and thermal stability. Despite aforementioned many ad-
vantages in an individual CNT-FET, there are many challenges to be overcome as a next gener-
ation electronic device. The most urgent issues in present of these are the insufficient current 
output driven from such extremely small scaled 1D structure and the lack of practical fabrica-
tion methods to shrunk device-to-device variation.[47]  
Currently, with the aim of a low-cost mass production and an averaging out the wide 
device differences arisen from the divergence of the electrical properties of pristine CNTs, 2D 
random network thin film transistors (RN-TFTs) have been proposed.[47-52] This approach can 
provide high reproducibility and reliability as a promising candidate for large-scaled, inexpen-
sive, transparent, and flexible electronics.[47-50, 52-54] In spite of progress in device fabrica-
tion and synthesis methods for preferential semiconducting CNTs, there are still lacks of under-
standing in static and LFN characteristic of RN-TFTs.  
 
In this study, the various electrical properties based on static and LFN characteristics of 
N-type 2D RN-TFTs were firstly evaluated with two different capacitance values, the simple 
2D plate capacitance model (C2D) and the experimental Cgc directly measured by the split CV 
method, respectively. Besides, to have a better understanding of percolation effects and random 
aspects especially for the interpretation of Cgc, a 2D finite numerical percolation simulation was 
 
Figure 16 (a) Optical images of RN-TFTs and a representative SEM image of synthesized single-
walled CNTs. (b) A simplified cross section view of fabricated top-gate RN-TFTs. 
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also performed. Finally, to have a good agreement based on static and LFN results, C1D analyti-
cal model was suggested for an improved interpretation of Cgc. 
For this research, several RN-TFTs which have Lmask (=2, 3, 5, 7, 10μm) with fixed 
Wmask (=40μm) were fabricated by SAIT. Single-walled CNTs were synthesized by water-
assisted CH4 plasma enhanced chemical vapor deposition system on highly doped silicon sub-
strates with 400nm thick BOX. The desired active channel areas were pre-patterned by conven-
tional photo-lithography. The average diameter (d), length and density of CNTs in such fabri-
cated RN-TFTs (d0.81.2nm, LCNT1~2μm, CNT20/μm
2
, respectively) were directly esti-
mated by SEM image as seen Fig. 16(a). Optical device images of the fabricated RN-TFTs and 
a simplified cross section view are displayed in Figs 16(a) and (b), respectively. 
 
Representative Ids(Vds) and Ids(Vgs) curves are presented in Figs 17(a) and (b). It shows 
general N-type semiconducting FETs with high on and off current ratio proving the high quality 
of the semiconducting CNTs except for 2m case. In this case, a certain amount of metallic 
paths may start to be involved, leading to large leakage below threshold. (See also Fig. 17(c)) 
Based on these properties, we can conclude that the transport in such devices is quite surely 
 
Figure 17 (a) Representative output characteristic Ids(Vds) curves of RN-TFTs depending on Vgs in 
case of Lmask=3m. (inset: the magnification view of small Vds region) (b) Typical transfer Ids(Vgs) 
curves with respect to different Lmask at Vds=50mV (c) Ion and Imin ratio versus Lmask (d) YFM(Vgs) 
(symbols) and corresponding fitting curves (dotted lines) with respect to Lmask. 
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limited by CNTs underneath the gate. For further static analysis, YFM was employed as dis-
played in Fig. 17(d) with C2D but in fact we need actual gate capacitance value to evaluate the 
electrical parameter of RN-TFTs since this is not the case of 2D film configuration. 
 
To this end, the effective Cgc of RN-TFTs was directly obtained by the split CV tech-
nique to exclude CNT islands and parasitic capacitance arisen from S/D pads as plotted in Fig. 
18(a). By integrating Cgc_eff with respect to Vgs, total accumulation charge was obtained as well. 
(See Fig. 18(b)) In addition, the negative dLmask was found as shown in Fig. 18(c) but it can be 
explained by the longer percolation transport length than Lmask. Based on these findings, two 
parameters are introduced in this approach, the effective length in for CV measurements LC 
(=Lmask-dLcap) and the overestimation factor compared to C2D, Cgc (=C2DWmaskLC/[max(Cgc_eff)]), 
indicating how much C2D is overestimated compared to max(Cgc_eff). As seen displayed in Fig. 
18(d), if C2D value was used for electrical parameter extraction, it can be 1.2 times over- or un-
der-estimated. But, it is worth mentioning that the linear extrapolation method used in Fig. 
18(c) should be taken with care for random network systems. Indeed, dLcap can not be the same 
for all RN-TFTs and max(Cgc_eff) values could be easily influenced by percolation effects, with 
in fact a finite number of percolation channels. In addition, it may lead to a wrong conclusion if 
one used max(Cgc_eff) directly for device parameter extraction, without thorough consideration 
 
Figure 18 (a) Cgc_eff(Vgs) curves of a top-gate RN-TFTs at f=10kHz (b) Qacc(Vgs) (symbols) with line-
ar fitting lines (max(Cgc_eff)(Vgs-Vth), dotted lines) (c) max(Cgc_eff) and (d) Cgc verses Lmask and LC, 
respectively. 
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of dominant current percolation paths in RN-TFTs. In fact, depending on their path resistance, 
only a few percolation paths in RN-TFTs may dominantly contribute to carrier transport. Fur-
ther discussion about an alternative interpretation of max(Cgc_eff) in RN-TFTs will be presented 
after 2D numerical percolation simulation part. 
 
Figures 19(a)-(d) are displaying carrier mobility, Vth, , SS and Dit values in terms of 
C2D with Lmask and max(Cgc_eff) with LC, respectively. Both mobility behaviors are increased 
slightly when Lmask or LC is shorten due to reduced the number of junction effect and increased 
the number of conduction channel. Moreover, it can be mentioned that  could be much im-
proved by synthesizing longer or perfectly aligned CNTs in order to diminish the junction ef-
fects in the conducting paths. For Vth evaluation, three methodologies were applied in this 
study; 1) linear extrapolation of drain current at the point of maximum gm(Vgs), 2) Vgs point of 
the maximum value of derivative gm, max(dgm), 3) linear extrapolation to zero of YFM(Vgs). 
The trend of Vth variation with respect to Lmask is mostly similar regardless of the extraction 
method. In addition,  and the subthreshold swing (SS) are also respectively presented. Dit was 
also calculated from SS and it will be compared to the surface trap density (Nst) extracted from 
LFN analysis.  
 
Figure 19 (a) 0 extracted from C2D with Lmask (red lines) and fe from max(Cgc_eff) with LC (blue 
lines), respectively (b) Vth versus Lmask based on various Vth evaluation techniques (c)  (circle) and 
SS (rectangular) with respect to different Lmask (d) Dit extracted from C2D with Lmask (rectangular) and 
max(Cgc_eff) with LC (circle), respectively. 
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To provide a diagnostic of noise sources of RN-TFTs, LFN measurement was carried 
out as a function of Vgs and Lmask. As seen in Fig. 20(a), the drain current power spectral density 
(PSD) was following the 1/f dependency. The drain current normalized LFN-PSD (SIds/Ids
2
) at a 
given frequency (f=10Hz) and SVfb(gm/Ids)
2
 curves are displayed together as a function of Ids and 
Lmask in Fig. 20(b). For the sake of LFN analysis, the carrier number fluctuation noise (CNF) 
model and the carrier number and correlated mobility fluctuation (CNF-CMF) model were em-
ployed in this analysis. They are defined as follows,  
CNF: 
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where  is the Coulomb scattering coefficient. The very good consistency between the CNF-
CMF model and LFN data clearly demonstrates that noise sources do originate from the trap-
ping-detrapping of carriers by the traps located in the gate dielectric surrounding the surface of 
CNTs. Based on SVfb from Eq. (12), Nst and eff were evaluated using both C2D and 
 
Figure 20 (a) LFN-PSD for different Vgs at Vds=50mV (Lmask=7m) (b) Ids normalized LFN-PSD at 
f=10Hz (symbols) with CNF (dotted lines) and CNF-CMF (lines) fitting curves (c) Comparison of 
Nst and Dit versus Lmask and LC, respectively (d) eff depending on different Lmask and LC, respec-
tively. 
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max(Cgc_eff) for different Lmask and LC values, as drawn in Figs 12(c) and (d), respectively. 
However, the very big discrepancy between Dit and Nst was found and 10
16
 range of Nst seems 
to be unrealistic even though it can be possible if we consider the total number of carbon atoms 
in the network. Referred to Eqs (11) and (12), more realistic Cox and Wmask should be required 
to properly evaluate Nst  
 
To have a better picture for percolation phenomenon and interpretation of Cox in such 
complex 2D random network system, a finite 2D numerical percolation simulation was carried 
out. With properly chosen CNT density and dimension of channel, a certain number of CNTs 
were generated by randomly chosen center position and orientation angle as seen Figs 21(a) and 
(b). The black lines are generated CNTs, the circles are junctions between CNTs, and the red 
sticks are the all possible the least resistive or shortest paths between S to D calculated by mod-
ified Floyd’s algorism and adjacent matrix computation.  
Based on this approach, the effective number and corresponding length of participated 
CNTs were obtained, respectively. In here, the number of red stick over total number of CNT 
(PRCNT), the total sum of effective conduction length (Leff), and the maximum number of chan-
nel by assuming perfectly aligned case (Max.Nch) were respectively estimated. Figure 22 
demonstrates that PRCNT and Max.Nch are sharply decreased as Lmask is increased, while Leff is 
slightly enhanced. This can be explained by the percolation probability. As the distance from S 
to D is increased, more CNTs must be needed to maintain the same percolation probability. 
However, PRCNT, Leff and Max.Nch are more or less linearly increased as Wmask is doubled since 
there is twice as much chance to build percolation paths in the channel. .since it can be consid-
ered as an independent event. With account for the simulation tendency, Max.Nch can be esti-
 
Figure 21 (a) A representative randomly generated set of 2D RN-TFTs (in case of Lmask=Wmask=2μm, 
CNT=#20/μm
2
 and LCNT=1μm) (b) Visualized all possible optimal pathways (red lines) from CNTs 
directly connected to S to D electrode (blue dotted line) in the case of Fig. 21(a). (Junction points 
between CNTs: small red circles) 
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mated for experimental results by assuming that all CNTs are perfectly aligned and mainly par-
ticipating to a conduction path.  
 
By this approximation, the width density (DW) can be readily obtained depending on 
different situation, 1) DW_C2D=C2D/C1D, 2) DW_max(Cgc_eff)=max(Cgc_eff)/C1D, and 3) 
DW_Csim=Max.Nch/Wmask. Especially, to obtain the gate coupling capacitance (CSim) based on the 
simulation results, DW_Csim was applied to rigorous CNT capacitance model for perfectly 
aligned system.[50, 55] To confirm the effectiveness of CSim, Nst and Dit were recalculated and 
compared together in Fig. 23(b). The discrepancy between the two values was reduced by one 
decade, but still remains large. It can be attributed to the overestimation of Nch arising from the 
assumption that all the CNTs are perfectly aligned in the channel and participating to carrier 
transport. In addition, we counted all possible pathways from S to D regardless of path re-
sistance. Moreover, as displayed in Fig. 23(c), there are not many low-resistance conduction 
paths when Lmask is increased. This is due to the fact that current concentrates towards a few 
optimal and dominant CNT paths, which are shared by the different channels. Therefore, in re-
alistic situation, DW can be much smaller than in our previous assumption of a perfectly aligned 
system. 
 
Figure 22 (a) PRCNT and corresponding Leff (top), and Max.Nch (bottom) depending on Lmask with 
fixed Wmask=3μm (b) Same parameters depending on Wmask with fixed Lmask=3μm. 
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With account for all aspects discussed previous paragraph, C1D analytical model was 
suggested as a much realistic capacitance model than C2D for the evaluation of Cox, and even 
better than measured Cgc and CSim in 2D RN-TFT system. This is because the main conduction 
mechanism in such system was based on 1D semiconducting CNTs and few percolation path-
ways were able to dominantly participate to carrier transport through 1D CNTs. (See the inset 
of Fig. 24(a)) Taking into account for the fact that screening and coupling effects are bringing a 
relative small contribution to total effective gate capacitance with a random network configura-
tion, the effective total length (Ltot) can be evaluated from max(Cgc_eff) and the 1D capacitance 
C1D. To this end, six parameters were defined as following expressions; 1) LS and CS; the total 
sum of length of CNTs (LS= j S jL ) and its corresponding capacitance (CS= j S jC ) which 
are electrically connected to S only, 2) LD and CD; as the same definitions for D only 
(LD= j D jL and CD= j D jC ), 3) LSD and CSD; as the same definitions for S and D simultane-
ously only (LSD= j SD jL and CSD= j SD jC ), respectively. The sum of these lengths and ca-
 
Figure 23 (a) DW based on C2D, max(Cgc_eff), and CSim (b) Nst and Dit extracted from CSim (c) Compar-
ison the effective DW_Csim between Lmask=2μm and Lmask=10μm with fixed Wmask=5μm in random 
network system. (Simplified electrical equivalent circuit was displayed) 
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pacitances should be equal to Ltot (LS+LD+LSD) and max(Cgc_eff) (CS+CD+CSD), respectively. 
By this way, Ceff in RN-TFTs should be expressed by only accounting for LSD and CSD as de-
fined below,  
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Secondly, we notice that 0 or fe should take similar values in RN-TFTs and in 1D 
CNT-FETs for Lmask=2m, with maximum reported values fe10
5
cm
2V-1s-1 at room tempera-
ture. Indeed, if C2D or max(Cgc_eff) was used for fe evaluation owing to the large number of Nch 
resulting from high CNT, the effective impacts of Njc and Rjc on 0 (or fe) can be neglected 
with the compatible LCNT and CNT with Lmask in such RN-TFTs. Furthermore, Rsd effects were 
already excluded by YFM technique. Therefore, it is apparent that this severe underestimation 
of 0 (or fe) in such RN-TFTs compared to that of 1D CNT-FETs should mainly result from 
bad Cox evaluation.  
Third, the theoretical capacitance range to coincide Nst with Dit should have following 
relation, 
mask
D
maskmaskV
B
B
ox
W
C
fWLS
Tqk
Tk
SS
C
fb
11
)10ln(






    (14). 
Based on this approach, we revisited the previous parameter extraction procedures with C1D. As 
presented in Figs 6-24(a) and (b), carrier mobility values are more realistic, one or two decade 
smaller than for 1D CNT-FETs due to junction effects between CNTs in our 2D RN-TFTs. In 
addition, the big discrepancy between Dit and Nst is now fully removed. Furthermore, it is a few 
times larger than Nst calculated from LFN amplitude data from previous works on 1D CNT-
FETs with high-k dielectrics. 
Besides, it is worth mentioning that Ltot and the experimentally measured CNT can be 
estimated by Ltotmax(Cgc_eff)/C1D and (Ltot/LCNT)/(LmaskWmask), respectively. This could be an-
other alternative method to evaluate the effective CNT based on the split-CV technique incorpo-
rated with C1D instead of using an optical image processing method. 
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In this study, static and LFN characterizations of RN-TFTs were presented for different 
gate lengths. To exclude Rsd effect, YFM method was applied for the extraction of electrical 
parameters. To get rid of the capacitance effects originated from isolated CNTs islands and to 
directly measure Cgc, the split CV measurement technique was used. Moreover, to get a better 
interpretation of Cgc in percolation-dominated 2D RN-TFTs, we employed a 2D finite numeri-
cal simulation. LFN measurements also were carried out and the results were well interpreted 
by the carrier number fluctuations with correlated mobility fluctuation model. Finally, a C1D 
analytical model was suggested and applied. It provided better consistency between all electri-
cal parameters based on experimental and simulation results. 
5. Conclusions 
In this thesis, as a top down based advanced FET, JLTs were fabricated by CEA LETI 
and characterized in terms of CV, IV at low temperature with a dual gate mode. The tempera-
ture dependence of various electrical parameters such as Vth, VFB, bulk mobility, and low field 
mobility in accumulation regime were separately presented with account for the charge based 
analytical JLT model. It turns out that the temperature independent neutral defects and phonon 
scattering mechanism are the most mobility limiting factor in such heavily doped JLTs. In addi-
tion, as a bottom up based transparent and flexible future device, 1D PMMA passivated SnO2 
NW FET was fabricated. To have an electrostatic capacitance with account for PMMA pas-
sivation layer, TCAD simulation was firstly carried out. In addition, Rsd effects in carrier mobil-
ity and LF noise behaviors were successfully demonstrated in here. Lastly, as a carbon based 
advanced FET, quasi 2D N-type CNT RN-TFTs were fabricated by SAIT. Various electrical 
measurement results of CV, IV and LFN characteristics in 2D random network thin film transis-
tors were systematically investigated. To have a better picture of percolation dominant carrier 
transport and corresponding gate capacitance, a 2D finite numerical percolation simulation was 
 
Figure 24 0 and fe extracted from C1D (inset: simplified device configuration of RN-TFTs for the 
split CV measurements) (b) Recalculated Nst and Dit with C1D versus Lmask, respectively.  
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carried out. Finally, to properly evaluate electrical parameters of static and LFN in 2D RN-
TFTs, analytical C1D model was suggested. 
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